



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D.L.U.	
Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, PWM, WDT
Number of I/O	52
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l452ret3

STM32L452xx List of tables

Table 82.	ADC accuracy - limited test conditions 4	160
Table 83.	DAC characteristics	
Table 84.	DAC accuracy	166
Table 85.	VREFBUF characteristics	168
Table 86.	COMP characteristics	170
Table 87.	OPAMP characteristics	171
Table 88.	TS characteristics	174
Table 89.	V _{BAT} monitoring characteristics	175
Table 90.	V _{BAT} charging characteristics	175
Table 91.	TIMx characteristics	
Table 92.	IWDG min/max timeout period at 32 kHz (LSI)	176
Table 93.	WWDG min/max timeout value at 80 MHz (PCLK)	176
Table 94.	I2C analog filter characteristics	177
Table 95.	SPI characteristics	178
Table 96.	Quad SPI characteristics in SDR mode	181
Table 97.	QUADSPI characteristics in DDR mode	182
Table 98.	SAI characteristics	184
Table 99.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	186
Table 100.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V	187
Table 101.	USB electrical characteristics	188
Table 102.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	189
Table 103.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package mechanical data	192
Table 104.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	193
Table 105.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	195
Table 106.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array	
	package mechanical data	
Table 107.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	198
Table 108.	WLCSP64 - 64-ball, 3.357x3.657 mm 0.4 mm pitch wafer level chip scale	
	mechanical data	
Table 109.	WLCSP64 recommended PCB design rules (0.4 mm pitch)	202
Table 110.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	
Table 111.	Package thermal characteristics	
Table 112.	STM32L452xx ordering information scheme	
Table 113.	Document revision history	210



DS11912 Rev 4 9/212

Introduction STM32L452xx

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L452xx microcontrollers.

This document should be read in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx reference manual (RM0394). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.





a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L452xx Description

Table 2. STM32L452xx family device features and peripheral counts (continued)

Peripheral	STM32L452Vx	STM32L452Rx	STM32L452Cx				
Operating voltage		1.71 to 3.6 V					
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 130 °C						
Packages	LQFP100 UFBGA100	WLCSP64 LQFP64 UFBGA64	UFQFPN48				

^{1.} WKUP5, ADC1_IN14 and SDMMC interface are not supported by 64-pin packages with SMPS option.

In case external SMPS package type is used, 2 GPIO's are replaced by VDD12 pins to connect the SMPS power supplies hence reducing the number of available GPIO's by 2.

STM32L452xx Functional overview

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

3.5 Embedded SRAM

STM32L452xx devices feature 160 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 128 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 32 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This memory is also mapped at address 0x2002 0000, offering a contiguous address space with the SRAM1 (32 Kbyte aliased by bit band)

This block is accessed through the ICode/DCode buses for maximum performance.

These 32 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
 - Code segment: up to 1024 Kbyte with granularity of 256 bytes
 - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
 - Volatile data segment: up to 128 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.



DS11912 Rev 4 19/212

STM32L452xx Functional overview

Table 5. Functionalities depending on the working mode⁽¹⁾

				-	Stop			p 2	Stan	dby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	,	Wakeup capability	1	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Υ	-	Y	-	ı	-	ı	-	-	-	-	-	-
Flash memory (up to 512 KB)	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	ı	1	ı	-	-	-	-	ı	-
SRAM1 (128 KB)	Υ	Y ⁽³⁾	Y	Y ⁽³⁾	Υ	-	Υ	-	-	-	-	-	-
SRAM2 (32 KB)	Υ	Y ⁽³⁾	Y	Y ⁽³⁾	Υ	-	Υ	-	O ⁽⁴⁾	-	-	-	-
Quad SPI	0	0	0	0	-	-	-	-	-	-	-	-	-
Backup Registers	Υ	Y	Y	Y	Υ	-	Y	-	Υ	-	Υ	1	Υ
Brown-out reset (BOR)	Υ	Y	Y	Y	Y	Υ	Y	Y	Y	Y	-		-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-		-
Peripheral Voltage Monitor (PVMx; x=1,3,4)	0	0	0	0	0	0	0	0	-	-	-		-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	-	-
Oscillator RC48	0	0	-	-	ı	-	-	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	1	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	1	0
Multi-Speed Internal (MSI)	0	0	0	0	ı	-	ı	-	-	-	-	-	-
Clock Security System (CSS)	0	0	0	0	-	-	-	-	-	-	-	1	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3



Table 17. Alternate function AF0 to AF7⁽¹⁾ (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port		SYS_AF	TIM1/TIM2 LPTIM1	I2C4/TIM1/ TIM2/TIM3	I2C4/USART2/ CAN1/TIM1	2C1/ 2C2/ 2C3/ 2C4	SPI1/SPI2/I2C4	SPI3/DFSDM/ COMP1	USART1/ USART2/ USART3
	PH0	-	-	-	-	-	-	-	-
Port H	PH1	-	-	-	-	-	-	-	-
	PH3	-	-	-	-	-	-	-	-

^{1.} Please refer to *Table 18* for AF8 to AF15.

- 1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.10 \text{ V}$
- 2. Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 35. Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS $(V_{DD12} = 1.05 \text{ V})$

	Parameter	Conditions ⁽¹⁾			TYP		TYP	
Symbol		-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		$f_{HCLK} = f_{HSE}$ up to	Z	Reduced code ⁽²⁾	0.92		36	
	Supply	48 MHz included, bypass mode PLL ON above 48 MHz	_	Coremark	1.04		40	
I _{DD_ALL}	current in		26	Dhrystone 2.1	1.08	mA	42	μΑ/MHz
(Run)	Run mode		<u> </u>	Fibonacci	1.02		39	
		all peripherals disable	fHCLK	While(1)	0.92		36	

^{1.} All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.05 V



DS11912 Rev 4 107/212

^{2.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Electrical characteristics STM32L452xx

Table 36. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ns	TYP		TYP																						
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit																					
			HZ.	Reduced code ⁽¹⁾	2.75		106																						
			Range 2 _{LK} = 26 MHz	Coremark	2.50		96																						
		f _{HCLK} = f _{HSE} up to	ange = 2(Dhrystone 2.1	2.50	mA	96	µA/MHz																					
		48 MHz included,	Ra fHCLK	Fibonacci	2.30		88																						
I _{DD_ALL}	DD_ALL current in PLL ON ab	bypass mode	fΉ	While(1)	2.20		84.6																						
(Run)	(Run) Run mode 48 MHz		Range 1 _{2LK} = 80 MHz	Reduced code ⁽¹⁾	8.85		111																						
		all peripherals		Coremark	8.15		102																						
		disable		Range	Dhrystone 2.1	8.15	mA	102	μA/MHz																				
					쭜	Z X	쬬	, X, Y	R X	SL X	SE A	Ra CLK	25 X	R SI	R 기	& ^곳	R X	Z X	R X	Ra CLK	Ra CLK	Ra CLK	Ra X	R Z	Ra CLK.	Ra fHCLK	Fibonacci	7.55	
			f.	While(1)	7.95		99																						
				Reduced code ⁽¹⁾	340		170																						
	Supply	O M	ı_	Coremark	380		190																						
I _{DD_ALL} (LPRun)	Low-power	current in f _{HCLK} = f _{MSI} = 2 MI _ow-power all peripherals disa		Dhrystone 2.1	355	μΑ	178																						
(=: : (aii)	run	a p sp. lordio dioo		Fibonacci	355		178																						
				While(1)	405		203																						

^{1.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 37. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ($V_{DD12} = 1.10 \text{ V}$)

		C	onditions ⁽	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			42	Reduced code ⁽²⁾	1.19		46	
			MHz	Coremark	1.08		41	
		f _{HCLK} = f _{HSE} up to 48 MHz included,	80 MHz f _{HCLK} = 26	Dhrystone 2.1	1.08		41	μΑ/MHz
				Fibonacci	0.99		38	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above		While(1)	0.95	mA	37	
(Run)	Run mode	48 MHz		Reduced code ⁽²⁾	3.18	IIIA	40	
		all peripherals		Coremark	2.93		37	
		disable	= 8(Dhrystone 2.1	2.93		37	
			fHCLK :	Fibonacci	2.71		34	1
			ЭН	While(1)	2.86		36	

^{1.} All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.10 V

^{2.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Table 38. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ($V_{DD12} = 1.05 \text{ V}$)

	Parameter	C	Conditions ⁽¹⁾				TYP	
Symbol		-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		f _{HCLK} = f _{HSE} up to	MHz	Reduced code ⁽²⁾	1.08		42	
	Supply current in	48 MHz included, bypass mode PLL ON above		Coremark	0.98		38]
I _{DD_ALL} (Run)			= 26	Dhrystone 2.1	0.98	mA	38	μΑ/MHz
(Run)	Run mode	48 MHz	^f нсск [:]	Fibonacci	0.90		35	
		all peripherals	f.	While(1)	0.86		33	

^{1.} All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.05 \text{ V}$

Table 39. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			2 MHz	Reduced code ⁽¹⁾	2.40		92	
			Z Z	Coremark	2.20		85	
		f _{HCLK} = f _{HSE} up to	Range 2 ∟K = 26 I	Dhrystone 2.1	2.35	mA	90	μA/MHz
		48 MHz included,	Ra fHCLK	Fibonacci	2.20		85	
I _{DD ALL}	I _{DD_ALL} Supply current in Run mode	bypass mode PLL ON above 48 MHz all peripherals	f.	While(1)	2.30		88	
			Range 1 _{LK} = 80 MHz	Reduced code ⁽¹⁾	8.55		107	
				Coremark	7.75		97	
		disable		B B	Dhrystone 2.1	8.45	mA	106
			Ra fHCLK	Fibonacci	7.80		98	
			fπ	While(1)	8.75		109	
				Reduced code ⁽¹⁾	220		110	
	Supply	£ £ 0.MI	1_	Coremark	190		95	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MH all peripherals disa		Dhrystone 2.1	215	μΑ	108	μA/MHz
(2.7.6.7)	run	a poripriorato diod		Fibonacci	200		100	
				While(1)	210		105	

^{1.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.



^{2.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

- 1. Refer to Figure 26: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. All FT_xx IO except FT_u and PC3 I/O.
- 5. $Max(V_{DDXXX})$ is the maximum value of all the I/O supplies.
- To sustain a voltage higher than $Min(V_{DD}, V_{DDA}, V_{DDUSB})$ +0.3 V, the internal Pull-up and Pull-Down resistors must be
- This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max}$ = 10 μ A + [number of IOs where V_{IN} is applied on the pad] $_{x}$ I_{Ikg} (Max).
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 26 for standard I/Os, and in Figure 26 for 5 V tolerant I/Os.




Figure 26. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to \pm 20 mA (with a relaxed V_{OI}/V_{OH}).



Table 77. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Trigger conversion	CKMODE = 00	1.5	2	2.5		
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	1 /f	
t _{LATR}	injected channels without conversion abort	CKMODE = 10	-	-	2.25	1/f _{ADC}	
	Conversion about	CKMODE = 11	-	-	2.125		
	Triananaan	CKMODE = 00	2.5	3	3.5		
	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	1 /F	
t _{LATRIN} J	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}	
	Conversion	CKMODE = 11	-	-	3.125		
	Campling time	f _{ADC} = 80 MHz	0.03125	-	8.00625	μs	
t _s	Sampling time	-	2.5	-	640.5	1/f _{ADC}	
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs	
	Tatal conversion time	f _{ADC} = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs	
t _{CONV}	Total conversion time (including sampling time)	Resolution = 12 bits	ts + 12.5 cycles for bits successive approximation = 15 to 653			1/f _{ADC}	
		fs = 5 Msps	-	730	830		
I _{DDA} (ADC)	ADC consumption from the V _{DDA} supply	fs = 1 Msps	-	160	220	μA	
	THE TODA CUPP.	fs = 10 ksps	-	16	50		
	ADC consumption from	fs = 5 Msps	-	130	160		
I _{DDV_S} (ADC)	the V _{REF+} single ended	fs = 1 Msps	-	30	40	μA	
	mode	fs = 10 ksps	-	0.6 2			
	ADC consumption from	fs = 5 Msps	-	260	310		
I _{DDV_D} (ADC)	the V _{REF+} differential	fs = 1 Msps	-	60	70	μΑ	
	mode	fs = 10 ksps	-	1.3	3		

^{1.} Guaranteed by design

The maximum value of R_{AIN} can be found in *Table 78: Maximum ADC RAIN*.

^{2.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.

^{3.} V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA} , depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 79. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-73	
THD	Total THD harmonic	80 MHz, onic Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-74	-73	dB
טווו	distortion	$V_{DDA} = V_{REF+} = 3 \text{ V},$	Differential	Fast channel (max speed)	-	-79	-76	ub
diotortion		TA = 25 °C	Dilleterillar	Slow channel (max speed)	-	-79	-76	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS11912 Rev 4 155/212

Electrical characteristics STM32L452xx

6.3.20 Voltage reference buffer characteristics

Table 85. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit	
	Analog supply	Normal made	V _{RS} = 0	2.4	-	3.6		
		Normal mode	V _{RS} = 1	2.8	-	3.6		
V_{DDA}	voltage	Degraded mode ⁽²⁾	V _{RS} = 0	1.65	-	2.4		
			V _{RS} = 1	1.65	-	2.8	V	
		Normal mode	V _{RS} = 0	2.046 ⁽³⁾	2.048	2.049 ⁽³⁾	V	
V _{REFBUF} _	Voltage reference	Normal mode	V _{RS} = 1	2.498 ⁽³⁾	2.5	2.502 ⁽³⁾		
OUT	output	Degraded mode ⁽²⁾	V _{RS} = 0	V _{DDA} -150 mV	-	V_{DDA}		
		Degraded mode()	V _{RS} = 1	V _{DDA} -150 mV	-	V_{DDA}		
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%	
CL	Load capacitor	-	-	0.5	1	1.5	μF	
esr	Equivalent Serial Resistor of Cload	-	-	-	-	2	Ω	
I _{load}	Static load current	-	-	-	-	4	mA	
	Line regulation	281/41/4361/	I _{load} = 500 μA	-	200	1000	ppm/V	
I _{line_reg}		Eine regulation	Line regulation	I _{load} = 4 mA	I _{load} = 4 mA	-	100	500
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	Normal mode	-	50	500	ppm/mA	
т	Temperature	-40 °C < T _J < +125 °C	;	-	-	T _{coeff} _ vrefint +	ppm/ °C	
T _{Coeff}	coefficient	0 °C < T _J < +50 °C		-	-	T _{coeff} _ vrefint + 50	ррпі С	
PSRR	Power supply			40	60	-	dВ	
FORK	rejection			25	40	-	dB	
		$CL = 0.5 \mu F^{(4)}$		-	300	350		
t _{START}	Start-up time	$CL = 1.1 \mu F^{(4)}$		-	500	650	μs	
	$CL = 1.5 \mu F^{(4)}$		-	650	800			
I _{INRUSH}	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase (5)	-	-	-	8	-	mA	

Table co. Com. Characterictics (Continued)							
Symbol	Parameter	Conditions			Тур	Max	Unit
	Comparator consumption from V _{DDA}	Ultra-low- power mode	Static	-	400	600	
			With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
		Medium mode	Static	-	5	7	μΑ
I _{DDA} (COMP)			With 50 kHz ±100 mV overdrive square signal	-	6	-	
			Static	-	70	100	
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	
I _{bias}	Comparator input bias current		-	-	-	_(4)	nA

Table 86. COMP characteristics⁽¹⁾ (continued)

6.3.22 Operational amplifiers characteristics

Table 87. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Conditions		Тур	Max	Unit	
V_{DDA}	Analog supply voltage ⁽²⁾	- 1.8 - 3.		3.6	V		
CMIR	Common mode input range	- 0 - V		V_{DDA}	V		
VI	Input offset	25 °C, No Load on output.	-	-	±1.5	mV	
VI _{OFFSET}	voltage	All voltage/Temp.	-	-	±3	mv	
47/1	Input offset	Normal mode	-	±5	-	μV/°C	
ΔVI _{OFFSET}	voltage drift	Low-power mode	-	±10	-	μν/ Ο	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	0.8	1.1	mV	
TRIMOFFSETN at high commor input voltage (0.9 x V _{DDA})		-	-	1	1.35	111 V	

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 26: Embedded internal voltage reference.

^{3.} Guaranteed by characterization results.

^{4.} Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in Table 71: I/O static characteristics.

Electrical characteristics STM32L452xx

· ·								
Symbol	Parameter	Conditions			Тур	Max	Unit	
en	Voltage noise density	Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-		
		Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	- nV/√Hz	
		Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	IIV/ VIIZ	
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	-	290	-		
I (ODAMD)(3)	OPAMP	Normal mode	no Load, quiescent	-	120	260		
	Leonelimption		, 1					

mode

μΑ

45

100

Table 87. OPAMP characteristics⁽¹⁾ (continued)

1. Guaranteed by design, unless otherwise specified.

consumption

from V_{DDA}

- 2. The temperature range is limited to 0 °C-125 °C when V_{DDA} is below 2 V
- 3. Guaranteed by characterization results.

 $I_{DDA}(OPAMP)^{(3)}$

4. Mostly I/O leakage, when used in analog mode. Refer to I_{Ikq} parameter in Table 71: I/O static characteristics.

Low-power mode

 R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

6.3.23 Temperature sensor characteristics

Table 88. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

^{1.} Guaranteed by design.

- 2. Guaranteed by characterization results.
- Measured at V_{DDA} = 3.0 V ±10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: Temperature sensor calibration values.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.


Package information STM32L452xx

Table 102. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 42. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Package information STM32L452xx

7.7 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of all I_{DDXXX} and V_{DDXXX}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	56		
	Thermal resistance junction-ambient UFBGA100 - 7 × 7 mm / 0.5 mm pitch	75		
0	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	58	°C/W	
Θ_{JA}	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	C/VV	
	Thermal resistance junction-ambient WLCSP64 3.141 x 3.127 / 0.35 mm pitch	53		
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm / 0.5 mm pitch	29		

Table 111. Package thermal characteristics

7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.7.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L452xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.



STM32L452xx Package information

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 75 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in *Table 1111* T_{Jmax} is calculated as follows:

For LQFP64, 58 °C/W

 T_{Jmax} = 75 °C + (58 °C/W × 447 mW) = 75 °C + 25.926 °C = 100.926 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note:

With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 3).

Suffix 6:
$$T_{Amax} = T_{Jmax}$$
 - $(58^{\circ}C/W \times 447 \text{ mW}) = 105-25.926 = 79.074 ^{\circ}C$
Suffix 3: $T_{Amax} = T_{Jmax}$ - $(58^{\circ}C/W \times 447 \text{ mW}) = 130-25.926 = 104.074 ^{\circ}C$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in *Table 111* T_{Jmax} is calculated as follows:

For LQFP64, 58 °C/W

 T_{Jmax} = 100 °C + (58 °C/W × 134 mW) = 100 °C + 7.772 °C = 107.772 °C

This is above the range of the suffix 6 version parts ($-40 < T_{.l} < 105$ °C).

577

DS11912 Rev 4 207/212

Package information STM32L452xx

In this case, parts must be ordered at least with the temperature range suffix 3 (see *Section 8: Ordering information*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 59* to select the required temperature range (suffix 6 or 3) according to your ambient temperature or power requirements.




Figure 59. LQFP64 PD max vs. TA

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved