# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, PWM, WDT
Number of I/O	52
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l452ret6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2 Description

The STM32L452xx devices are the ultra-low-power microcontrollers based on the highperformance Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm<sup>®</sup> single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L452xx devices embed high-speed memories (Flash memory up to 512 Kbyte, 160 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L452xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, one DAC channel, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 21 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Four I2Cs
- Three SPIs
- Three USARTs, one UART and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One USB full-speed device crystal less

The STM32L452xx operates in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V V<sub>DD</sub> power supply when using internal LDO regulator and a 1.05 to 1.32V V<sub>DD12</sub> power supply when using external SMPS supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers. Dedicated  $V_{DD12}$  power supplies can be used to bypass the internal LDO regulator when connected to an external SMPS.

The STM32L452xx family offers six packages from 48 to 100-pin packages.



					Та	ble 4. S	TM32L452xx modes over	view		
> _	Mode	Regulator <sup>(1)</sup>	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time
		MR range 1					A II		94 µA/MHz	
	Dun	SMPS range 2 High	Voo	ON <sup>(6)</sup>		Anv	All	NI/A	34 µA/MHz <sup>(4)</sup>	N//A
	Run	MR range2	ies		ON	Any	All except LISE ES PNG		85 µA/MHz	N/A
		SMPS range 2 Low					All except 03b_F3, RNG		37 µA/MHz <sup>(5)</sup>	
	LPRun	LPR	Yes	ON <sup>(6)</sup>	ON	Any except PLL	All except USB_FS, RNG	N/A	95 µA/MHz	to Range 1: 4 μs to Range 2: 64 μs
		MR range 1					A !!		27 µA/MHz	
	Clean	SMPS range 2 High	Nia	<b>ON</b> (6)	$ON^{(7)}$	Any	All	Any interrupt or	10 µA/MHz <sup>(4)</sup>	C avalas
	Sleep	MR range2	INO	UN <sup>(*)</sup>	UN.	Any		event	27 µA/MHz	6 cycles
DS11912 LPSIC		SMPS range 2 Low					All except USB_FS, RING		11 µA/MHz <sup>(5)</sup>	
	LPSleep	LPR	No	ON <sup>(6)</sup>	ON <sup>(7)</sup>	Any except PLL	All except USB_FS, RNG	Any interrupt or event	38 µA/MHz	6 cycles
		MR Range 1 <sup>(8)</sup>	No	OFF		LSE	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 OPAMPx (x=1) USARTx (x=13) <sup>(9)</sup>	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) USARTx (x=13) <sup>(9)</sup>	125 µA	2.47 µs in SRAM
	διορ υ	MR Range 2 <sup>(8)</sup>	ΙΝΟ			LSI	UAR 14 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) *** All other peripherals are frozen.	UART4 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) USB_FS <sup>(11)</sup>	125 µA	4.1 μs in Flash

Functional overview

STM32L452xx

24/212

#### 3.11 Clocks and startup

The clock controller (see *Figure 4*) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source:** four different clock sources can be used to drive the master clock SYSCLK:
  - 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.
  - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- **RC48 with clock recovery system (HSI48)**: internal RC48 MHz clock source can be used to drive the SDMMC or the RNG peripherals. This clock can be output on the MCO.
- **Auxiliary clock source:** two ultralow-power clock sources that can be used to drive the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
  - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock accuracy is ±5% accuracy.
- **Peripheral clock sources:** Several peripherals (SDMMC, RNG, SAI, USARTs, I2Cs, LPTimers, ADC) have their own independent clock whatever the system clock. Two PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the SDMMC/RNG and the SAI.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software

	1	2	3	4	5	6	7	8	9	10	11	12
A	PE3	PE1	PB8	PH3-BOOT0 (BOOT0)	PD7	PD5	PB4 (NJTRST)	PB3 (JTDO/ TRACESWO)	PA15 (JTDI)	PA14 (JTCK/ SWCLK)	PA13 (JTMS/ SWDIO)	PA12
в	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11
с	PC13	PE5	PE0	VDD	PB5			PD2	PD0	PC11	VDDUSB	PA10
D	PC14- OSC32_IN (PC14)	PE6	vss			-				PA9	PA8	PC9
E	PC15- OSC32_OUT (PC15)	VBAT	vss	PC8								PC6
F	PH0-OSC_IN (PH0)	VSS					VSS	VSS				
G	PH1- OSC_OUT (PH1)	VDD			PDIS						VDD	VDD
н	PC0	NRST	VDD								PD14	PD13
J	VSSA	PC1	PC2							PD12	PD11	PD10
к	VREF-	PC3	PA2	PA5	PC4			PD9	PD8	PB15	PB14	PB13
L	VREF+	PA0	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	PB11	PB12
м	VDDA	PA1	PA4	PA7	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15
												MSv

Figure 7. STM32L452Vx UFBGA100 ballout<sup>(1)</sup>

1. The above figure shows the package top view.



Figure 8. STM32L452Rx LQFP64 pinout<sup>(1)</sup>

1. The above figure shows the package top view.



		Pi	n Nı	ımbe	er						Pin functions				
UFQFPN48	WLCSP64	LQFP64	LQFP64 SMPS	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
20	G4	28	27	G6	37	L6	PB2	I/O	FT_a	-	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, DFSDM1_CKIN0, EVENTOUT	COMP1_INP			
-	_	-	-	-	38	M7	PE7	I/O	FT	-	TIM1_ETR, DFSDM1_DATIN2, SAI1_SD_B, EVENTOUT	-			
-	-	-	-	-	39	L7	PE8	I/O	FT	-	TIM1_CH1N, DFSDM1_CKIN2, SAI1_SCK_B, EVENTOUT	-			
-	-	-	-	-	40	M8	PE9	I/O	FT	-	TIM1_CH1, DFSDM1_CKOUT, SAI1_FS_B, EVENTOUT	-			
-	-	-	-	-	41	L8	PE10	I/O	FT	-	TIM1_CH2N, TSC_G5_IO1, QUADSPI_CLK, SAI1_MCLK_B, EVENTOUT	-			
-	-	-	-	-	42	M9	PE11	I/O	FT	-	TIM1_CH2, TSC_G5_IO2, QUADSPI_BK1_NCS, EVENTOUT	-			
-	-	-	-	-	43	L9	PE12	I/O	FT	-	TIM1_CH3N, SPI1_NSS, TSC_G5_IO3, QUADSPI_BK1_IO0, EVENTOUT	-			
-	-	-	-	-	44	M10	PE13	I/O	FT	-	TIM1_CH3, SPI1_SCK, TSC_G5_IO4, QUADSPI_BK1_IO1, EVENTOUT	-			
-	-	-	-	-	45	M11	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SPI1_MISO, QUADSPI_BK1_IO2, EVENTOUT	-			
_	-	-	-	-	46	M12	PE15	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, EVENTOUT	-			

Table 16. STM32L452xx pin definitions (continued)



S
-
~
_
_
ω
N
N.
-+-
1
<b>U</b> I
N)
×
<b>C</b>
×

Pri         AF0         AF1         AF2         AF3         AF4         AF5         AF6         AF7 $Port$ $SYS_AF$ $TIM17IM2$ $I2C47IM17$ $I2C47IM17$ $I2C17I2C27$ $P17/P512/2C4$ $P13DF5DM1$ $USART17$ PD0 $    SP12/SC4$ $ -$ PD1 $    SP12/SC4$ $ -$ PD2         TRACED2 $  -$															
Port         SYS_AF         TIM1TIM2 LPTIM1         I2C4/IJART2/ TIM2/TIM3         I2C4/IJART2/ CAN1/TIM1         I2C1/I2C2/ IZC3/I2C4         SP11/SP12/I2C4         SP13/DFSD// COMP1         USART1/ USART2/ USART3           PD0         -         -         -         -         SP12_NSS         -         -           PD1         -         -         -         SP12_NSS         -         -         -           PD2         TRACED2         -         TIM3_ETR         -         SP12_NSO         DFSDM1 DATIN0         USART3_RTS DE           PD3         -         -         -         -         SP12_MSO         DFSDM1 DATIN0         USART2_RTS DE           PD4         -         -         -         -         SP12_MSO         DFSDM1_ DATIN0         USART2_RTS DE           PD4         -         -         -         -         -         USART2_RTS           PD5         -         -         -         -         USART2_RTS         DFSDM1_ DATIN1         USART2_RTS           PD5         -         -         -         -         -         USART2_RTS           PD5         -         -         -         -         -         USART2_RTS           PD6			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7					
PD0           SPI2_NSS             PD1            SPI2_SCK             PD2         TRACED2          TIM3_ETR           SPI2_SCK             PD2         TRACED2          TIM3_ETR           SPI2_MISO         DFSDM1 DATINO         USART2_TRS DE           PD3              SPI2_MOSI         DFSDM1 DATINO         USART2_TRS DE           PD4               USART2_TRS DE           PD5              USART2_TRS DE           PD4              USART2_TRS DE           PD5              USART2_TRS DE           PD4               USART2_TS           PD5	Po	ort	SYS_AF	TIM1/TIM2 LPTIM1	I2C4/TIM1/ TIM2/TIM3	I2C4/USART2/ CAN1/TIM1	2C1/ 2C2/  2C3/ 2C4	SPI1/SPI2/I2C4	SPI3/DFSDM/ COMP1	USART1/ USART2/ USART3					
PD1            SPI2_SCK             PD2         TRACED2          TIM3_ETR           USART3_RTS_DE           PD3           TIM3_ETR           SPI2_MISO         DFSDM1_D         USART3_RTS_DE           PD4            SPI2_MISO         DFSDM1_D         USART2_RTS_DE           PD4             SPI2_MOSI         DFSDM1_D         USART2_RTS_DE           PD4              USART2_RTS_DE           PD5              USART2_RTS_DE           PD6             USART2_RTS_DE         DFSDM1_D         USART2_RTS_DE           PD7             USART2_RTS_DE         DFSDM1_D         USART2_RTS_DE           PD8              USART3_RTS_DE           PD4              USART3_		PD0	-	-	-	-	-	SPI2_NSS	-	-					
PD2         TRACED2         -         TIM3_ETR         -         -         .         USART3_RTS_DE           PD3         -         -         -         .         SPI2_MISO         DFSDM1_DATINO         USART2_CTS           PD4         -         -         .         .         SPI2_MOSI         DFSDM1_DCKINO         USART2_RTS           PD5         .         .         .         .         .         .         SPI2_MOSI         DFSDM1_DCKINO         USART2_RTS           PD6         .         .         .         .         .         .         .         USART2_RTS           PD6         .         .         .         .         .         .         .         USART2_RTS           PD6         . <t< td=""><td></td><td>PD1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>SPI2_SCK</td><td>-</td><td>-</td></t<>		PD1	-	-	-	-	-	SPI2_SCK	-	-					
PD3            SPI2_MISO         DFSDM1_ DATINO         USART2_CTS USART2_CTS           PD4             SPI2_MOSI         DFSDM1_ CKINO         USART2_TRS DE           PD5               USART2_TRS DE           PD6              USART2_TRS DE           PD6              USART2_TRS DE           PD6              USART2_TRS DE           PD7              USART2_TRS DE           PD7             USART2_TRS DE         USART2_TRS           PD8             USART2_TS           PD8             USART2_TS           PD8             USART3_TS           PD10            I2C4_SMBA		PD2	TRACED2	-	TIM3_ETR	-	-	-	-	USART3_RTS_ DE					
PD4            SPI2_MOSI         DFSDM1_ CKIN0         USART2_RTS DE           PD5             USART2_TX           PD6             USART2_TX           PD6             USART2_TX           PD6             USART2_TX           PD6            USART2_TX           PD7            USART2_TX           PD8            DFSDM1_ DATIN1         USART2_CK           PD8             USART3_CK           PD9             USART3_CK           PD10             USART3_CK           PD11             USART3_CK           PD12                 PD13		PD3	-	-	-	-	-	SPI2_MISO	DFSDM1_ DATIN0	USART2_CTS					
PD5         -         -         -         -         -         USART2_TX           PD6         -         -         -         -         DFSDM1_DATIN1         USART2_RX           PD7         -         -         -         -         -         DFSDM1_CKIN1         USART2_RX           PD7         -         -         -         -         -         DFSDM1_CKIN1         USART2_CK           PD8         -         -         -         -         -         -         USART3_RX           PD9         -         -         -         -         -         -         USART3_RX           PD10         -         -         -         -         -         USART3_RX           PD11         -         -         -         -         -         USART3_RX           PD11         -         -         -         12C4_SMBA         -         -         USART3_RTS           DE         -         -         -         12C4_SDA         -         -         -           PD13         -         -         -         -         -         -         -         -           PD15         -         -		PD4	-	-	-	-	-	SPI2_MOSI	DFSDM1_ CKIN0	USART2_RTS_ DE					
PD6         -         -         -         -         DFSDM1_DATIN1         USART2_RX           PD7         -         -         -         -         DFSDM1_CKIN1         USART2_CK           PD8         -         -         -         -         -         DFSDM1_CKIN1         USART2_CK           PD8         -         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         -         USART3_TX           PD10         -         -         -         -         -         USART3_CK           PD11         -         -         -         -         -         USART3_CTS           PD12         -         -         -         -         USART3_CTS           PD13         -         -         -         -         USART3_CTS           PD14         -         -         -         -         -         -           PD15         -         -         -         -         -         -         -		PD5	-	-	-	-	-	-	-	USART2_TX					
Port D         PD7         -         -         -         DFSDM1_ CKIN1         USART2_CK           PD8         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         USART3_TX           PD10         -         -         -         -         -         USART3_TX           PD11         -         -         -         -         -         USART3_CK           PD11         -         -         -         -         -         USART3_CK           PD12         -         -         -         -         12C4_SMBA         -         -         USART3_CTS           PD13         -         -         -         -         12C4_SDA         -         -         -           PD14         -         -         -         -         -         -         -         -           PD15         -         -         -         -         -		PD6	-	-	-	-	-	-	DFSDM1_ DATIN1	USART2_RX					
PD8         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         -         USART3_TX           PD9         -         -         -         -         -         -         USART3_TX           PD10         -         -         -         -         -         -         USART3_TX           PD10         -         -         -         -         -         -         USART3_TX           PD10         -         -         -         -         -         USART3_CK           PD11         -         -         -         -         I2C4_SMBA         -         USART3_CTS           PD12         -         -         -         I2C4_SCL         -         USART3_CTS           PD13         -         -         -         I2C4_SDA         -         -         -           PD14         -         -         -         -         -         -         -           PD15         -         -         -         -         -         -         -         -	Port D	PD7	-	-	-	-	-	-	DFSDM1_ CKIN1	USART2_CK					
PD9         -         -         -         -         -         USART3_RX           PD10         -         -         -         -         -         USART3_CK           PD11         -         -         -         -         -         USART3_CK           PD11         -         -         -         -         12C4_SMBA         -         -         USART3_CK           PD12         -         -         -         -         12C4_SMBA         -         -         USART3_CK           PD12         -         -         -         -         12C4_SCL         -         -         USART3_CK           PD13         -         -         -         -         12C4_SDA         -         -         -           PD14         -         -         -         -         -         -         -         -           PD15         -         -         -         -         -         -         -         -		PD8	-	-	-	-	-	-	-	USART3_TX					
PD10         -         -         -         -         -         USART3_CK           PD11         -         -         -         I2C4_SMBA         -         -         USART3_CTS           PD12         -         -         -         I2C4_SCL         -         USART3_RTS           PD13         -         -         -         -         I2C4_SDA         -         -         USART3_RTS           PD14         -         -         -         -         I2C4_SDA         -         -         -           PD14         -         -         -         -         -         -         -         -           PD15         -         -         -         -         -         -         -         -		PD9	-	-	-	-	-	-	-	USART3_RX					
PD11       -       -       I2C4_SMBA       -       -       USART3_CTS         PD12       -       -       -       I2C4_SCL       -       -       USART3_RTS         PD13       -       -       -       -       I2C4_SCA       -       -       USART3_RTS         PD13       -       -       -       -       I2C4_SCA       -       -       -         PD14       -       -       -       -       -       -       -       -         PD15       -       -       -       -       -       -       -       -		PD10	-	-	-	-	-	-	-	USART3_CK					
PD12       -       -       I2C4_SCL       -       USART3_RTS_DE         PD13       -       -       -       I2C4_SDA       -       -       -         PD14       -       -       -       -       -       -       -       -         PD15       -       -       -       -       -       -       -       -		PD11	-	-	-	-	I2C4_SMBA	-	-	USART3_CTS					
PD13         -         -         -         I2C4_SDA         - <th< td=""><td></td><td>PD12</td><td>-</td><td>-</td><td>-</td><td>-</td><td>I2C4_SCL</td><td>-</td><td>-</td><td>USART3_RTS_ DE</td></th<>		PD12	-	-	-	-	I2C4_SCL	-	-	USART3_RTS_ DE					
PD14     -     -     -     -     -     -       PD15     -     -     -     -     -     -     -		PD13	-	-	-	-	I2C4_SDA	-	-	-					
PD15		PD14	-	-	-	-	-	-	-	-					
		PD15	-	-	-	-	-	-	-	-					

Table 17. Alternate function AF0 to AF7<sup>(1)</sup> (continued)

DS11912 Rev 4

5

75/212

	Table 18. Alternate function AF8 to AF15 <sup>(1)</sup> (continued)													
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15					
Po	ort	UART4/ LPUART1/ CAN1	CAN1/TSC	CAN1/USB/ QUADSPI	-	SDMMC1/ COMP1/ COMP2	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT					
	PD0	-	CAN1_RX	-	-	-	-	-	EVENTOUT					
	PD1	-	CAN1_TX	-	-	-	-	-	EVENTOUT					
	PD2	-	TSC_SYNC	-	-	SDMMC1_ CMD	-	-	EVENTOUT					
	PD3	-	-	QUADSPI_ BK2_NCS	-	-	-	-	EVENTOUT					
	PD4	-	-	QUADSPI_ BK2_IO0	-	-	-	-	EVENTOUT					
	PD5	-	-	QUADSPI_ BK2_IO1	-	-	-	-	EVENTOUT					
Port D	PD6	-	-	QUADSPI_ BK2_IO2	-	-	SAI1_SD_A	-	EVENTOUT					
	PD7	-	-	QUADSPI_ BK2_IO3	-	-	-	-	EVENTOUT					
	PD8	-	-	-	-	-	-	-	EVENTOUT					
	PD9	-	-	-	-	-	-	-	EVENTOUT					
	PD10	-	TSC_G6_IO1	-	-	-	-	-	EVENTOUT					
	PD11	-	TSC_G6_IO2	-	-	-	-	LPTIM2_ETR	EVENTOUT					
	PD12	-	TSC_G6_IO3	-	-	-	-	LPTIM2_IN1	EVENTOUT					
	PD13	-	TSC_G6_IO4	-	-	-	-	LPTIM2_OUT	EVENTOUT					
	PD14	-	-	-	-	-	-	-	EVENTOUT					
	PD15	-	-	-	-	-	-	-	EVENTOUT					

STM32L452xx

DS11912 Rev 4

577

81/212

Pinouts and pin description

Bus	Boundary address	Size(bytes)	Peripheral
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
APB2	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	VREFBUF
	0x4001 0000 - 0x4001 002F		SYSCFG
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8800 - 0x4000 93FF	3 KB	Reserved
	0x4000 8400 - 0x4000 87FF	1 KB	I2C4
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	USB SRAM
	0x4000 6800 - 0x4000 6BFF	1 KB	USB FS
APB1	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
AIDI	0x4000 6000 - 0x4000 63FF	1 KB	CRS
	0x4000 5C00- 0x4000 5FFF	1 KB	12C3
	0x4000 5800 - 0x4000 5BFF	1 KB	12C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	Reserved
	0x4000 4C00 - 0x4000 4FFF	1 KB	UART4
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved

Table 19. STM32L452xx memory map and peripheral register boundary addresses<sup>(1)</sup>(continued)



Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.78	1.82	1.86	V
V PVM4	monitoring	Falling edge	1.77	1.81	1.85	v
V <sub>hyst_PVM3</sub>	PVM3 hysteresis	-	-	10	-	mV
V <sub>hyst_PVM4</sub>	PVM4 hysteresis	-	-	10	-	mV
I <sub>DD</sub> (PVM1) (2)	PVM1 consumption from V <sub>DD</sub>	-	-	0.2	-	μA
I <sub>DD</sub> (PVM3/PVM4) (2)	PVM3 and PVM4 consumption from V <sub>DD</sub>	-	-	2	-	μA

 Table 25. Embedded reset and power control block characteristics (continued)

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

2. Guaranteed by design.

3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.



5		Table 32. C SR	urrent consumption in Run, code with data p RAM1 and power supplied by external SMPS (	rocessing V <sub>DD12</sub> = 1	j runnii .10 V)	ng fron	า			
	Cumhal	Devenueter	Conditions <sup>(1)</sup>	Conditions <sup>(1)</sup>						
	Symbol	Parameter	-	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	Onit
				80 MHz	3.10	3.12	3.14	3.18	3.24	
				72 MHz	2.80	2.81	2.84	2.87	2.94	
				64 MHz	2.50	2.51	2.53	2.57	2.63	
				48 MHz	1.87	1.88	1.90	1.93	2.00	
				32 MHz	1.26	1.27	1.29	1.32	1.38	
	l (Dup)	Supply ourrent in Bun mode	$f_{HCLK} = f_{HSE}$ up to 48MHz included, bypass mode	24 MHz	0.96	0.96	0.98	1.02	1.07	m۸
			48 MHz all peripherals disable	16 MHz	0.65	0.66	0.68	0.71	0.77	mA
_				8 MHz	0.35	0.36	0.38	0.41	0.47	
0S11				4 MHz	0.20	0.21	0.22	0.25	0.31	
912				2 MHz	0.13	0.13	0.15	0.18	0.24	
Rev				1 MHz	0.09	0.09	0.11	0.14	0.20	
4				100 kHz	0.05	0.06	0.07	0.10	0.16	

1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V<sub>DD12</sub> = 1.10 V

Table 47. Current consumption in Stop 0													
Symbol	Paramotor	Conditions			TYP					MAX <sup>(1)</sup>			Unit
Symbol	Falameter	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	onit
I <sub>DD_ALL</sub> (Stop 0)	Supply current in Stop 0 mode, RTC disabled	1.8 V	125	150	240	390	645	145	190	350	600	1150	
		2.4 V	125	150	240	390	645	150	195	355	605	1150	
		3 V	125	150	245	395	650	155	195	360	610	1150	μΛ
		3.6 V	125	155	245	400	655	155	200	365	615	1150 <sup>(2)</sup>	1

#### - . . . . . 42.5 . . . . . .

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

		Table 49. Curre	ent cor	sumpt	ion in S	Shutdo	wn mod	le (cont	inued)					
Symbol	Deremeter	Conditions				TYP			MAX <sup>(1)</sup>					Unit
Symbol	Parameter	-	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
			1.8 V	165	275	950	2600	6550	-	-	-	-	-	
	Supply current	Poply current Shutdown de ckup	2.4 V	235	370	1150	3100	7650	-	-	-	-	-	-
	in Shutdown mode (backup registers retained) RTC		3 V	325	485	1450	3750	9050	-	-	-	-	-	-
			3.6 V	445	655	1900	4800	11500	-	-	-	-	-	
with RTC)		ackup gisters tained) RTC nabled mode	1.8 V	290	410	1050	2550	6700	-	-	-	-	-	na
,			2.4 V	375	515	1250	3050	7800	-	-	-	-	-	-
	enabled		3 V	480	645	1550	3700	8800	-	-	-	-	-	-
			3.6 V	625	840	1950	4950	11500	-	-	-	-	-	_
I <sub>DD_ALL</sub> (wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is MSI = 4 MHz. See $^{(3)}$ .	3 V	1.00	-	-	-	-	-	-	-	-	-	mA

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

#### Table 50. Current consumption in VBAT mode

Symbol	Parameter	Conditions		ТҮР			MAX <sup>(1)</sup>				Unit			
		-	V <sub>BAT</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
I <sub>DD_VBAT</sub> Backup domain (VBAT) supply current		1.8 V	3.00	-	-	-	-	-	-	-	-	-		
		RTC disabled	2.4 V	4.00	-	-	-	-	-	-	-	-	-	
			3 V	5.00	-	-	-	-	-	-	-	-	-	
	Backup domain		3.6 V	11.0	-	-	-	-	-	-	-	-	-	n۸
		1.8 V	145	165	285	550	-	-	-	-	-	-		
		RTC enabled and clocked by LSE bypassed at 32768 Hz	2.4 V	205	235	370	670	-	-	-	-	-	-	
			3 V	285	315	470	820	-	-	-	-	-	-	
			3.6 V	375	430	715	1350	-	-	-	-	-	-	

1. Guaranteed by characterization results, unless otherwise specified.

DS11912 Rev 4

119/212

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 71: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 51: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 ${\rm I}_{\rm SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

 $f_{SW}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C =  $C_{INT}$ +  $C_{EXT}$  +  $C_S$ 

 $C_S$  is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



#### 6.3.9 PLL characteristics

The parameters given in *Table 63* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	PLL input clock <sup>(2)</sup>	-	4	-	16	MHz	
'PLL_IN	PLL input clock duty cycle	-	45	-	55	%	
£	DLL multiplier output clock D	Voltage scaling Range 1	3.0968	-	80		
'PLL_P_OUT		Voltage scaling Range 2	3.0968	-	26	MHz	
f		Voltage scaling Range 1	12	-	80	MHz	
<sup>T</sup> PLL_Q_OUT		Voltage scaling Range 2	12	-	26		
f <sub>PLL_R_OUT</sub>	DLL multiplier output clock P	Voltage scaling Range 1	12	-	80	MHz	
		Voltage scaling Range 2	12	-	26		
		Voltage scaling Range 1	96	-	344	14 NU -	
		Voltage scaling Range 2	96	-	128	8	
t <sub>LOCK</sub>	PLL lock time	-	-	15	40	μs	
littor	RMS cycle-to-cycle jitter	System clock 90 MHz	-	40	-	+00	
Jitter	RMS period jitter		-	30	-	трэ	
		VCO freq = 96 MHz	-	200	260		
I <sub>DD</sub> (PLL)	PLL power consumption on	VCO freq = 192 MHz	-	300	380	μA	
		VCO freq = 344 MHz	-	520	650		

Table 63. PLL, PLLSAI1 characteristics	Table	63.	PLL,	PLLSAI1	characteristics <sup>(1</sup>	)
--	-------	-----	------	---------	-------------------------------	---

1. Guaranteed by design.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 2 PLLs.



#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit	
				8 MHz/ 80 MHz		
		vel $V_{DD} = 3.6 \text{ V}, \text{ T}_{A} = 25 \text{ °C},$ LQFP100 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	-8		
	Peak level		30 MHz to 130 MHz	2	dBµV	
S <sub>EMI</sub>			130 MHz to 1 GHz	5		
			1 GHz to 2 GHz	8		
			EMI Level	2.5	-	

Table 67. EMI characteristics

#### 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \degree C$ , conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	

1. Guaranteed by characterization results.





Figure 30. Typical connection diagram using the ADC

- Refer to Table 77: ADC characteristics for the values of  $\mathsf{R}_{AIN}$  and  $\mathsf{C}_{ADC}.$ 1.
- $C_{\text{parasitic}}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 71: I/O static characteristics* for the value of the pad capacitance). A high  $C_{\text{parasitic}}$  value will downgrade conversion accuracy. To remedy this,  $f_{\text{ADC}}$  should be reduced. 2.
- 3. Refer to Table 71: I/O static characteristics for the values of Ilkg.

#### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 16: Power supply* scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



Symbol		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.000	-	-	0.4724	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.000	-	-	0.4724	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
CCC	-	-	0.080	-	-	0.0031	

Table 102. LQPF100 - 100-pin, 14 x	14 mm low-profile quad flat package
mechanical of	data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
К	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
CCC	-	-	0.080	-	-	0.0031	

## Table 105. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Table 107. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) (continued)					
Dimension	Recommended values				
Stencil thickness	Between 0.100 mm and 0.125 mm				
Pad trace width	0.100 mm				

#### Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 52. UFBGA64 marking (package top view)



Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

In this case, parts must be ordered at least with the temperature range suffix 3 (see *Section 8: Ordering information*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 59* to select the required temperature range (suffix 6 or 3) according to your ambient temperature or power requirements.





