

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	TriCore™
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, FIFO, I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	72
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	144K x 8
Voltage - Supply (Vcc/Vdd)	1.43V ~ 1.58V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LBGA
Supplier Device Package	P-LBGA-208-2
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/saf-tc1100-l100eb-bb">https://www.e-xfl.com/product-detail/infineon-technologies/saf-tc1100-l100eb-bb</a>

---

**TC1100 Data Sheet****Advance Information****Revision History:**        **2005-02**V1.0

---

Previous Version:        none

---

Page	Subjects (major changes since last revision)

---

Controller Area Network (CAN): License of Robert Bosch GmbH

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?  
Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



## Advance Information

## General Device Information

Table 2-1 Pin Definitions and Functions (cont'd)

Symbol	Pin	In Out	PU/ PD <sup>1)</sup>	Functions
<b>P1</b>		I/O		<b>Port 1</b> Port 1 serves as 16-bit bi-directional general purpose I/O port which can be used for input/output for OCDS L2, SSC0/1, EBU and SCU.
P1.0	D11	I O	PUC	SWCFG0 Software configuration 0 OCDSA_0 OCDS L2 Debug Line A0
P1.1	C12	I O	PUC	SWCFG1 Software configuration 1 OCDSA_1 OCDS L2 Debug Line A1
P1.2	D12	I O	PUC	SWCFG2 Software configuration 2 OCDSA_2 OCDS L2 Debug Line A2
P1.3	B12	I O	PUC	SWCFG3 Software configuration 3 OCDSA_3 OCDS L2 Debug Line A3
P1.4	C11	I O	PUC	SWCFG4 Software configuration 4 OCDSA_4 OCDS L2 Debug Line A4
P1.5	C13	I O	PUC	SWCFG5 Software configuration 5 OCDSA_5 OCDS L2 Debug Line A5
P1.6	A12	I O	PUC	SWCFG6 Software configuration 6 OCDSA_6 OCDS L2 Debug Line A6
P1.7	B13	I O	PUC	SWCFG7 Software configuration 7 OCDSA_7 OCDS L2 Debug Line A7
P1.8	A13	I O	PUC	SWCFG8 Software configuration 8 OCDSA_8 OCDS L2 Debug Line A8
P1.9	A14	I O	PUC	SWCFG9 Software configuration 9 OCDSA_9 OCDS L2 Debug Line A9
P1.10	B14	I O	PUC	SWCFG10 Software configuration 10 OCDSA_10 OCDS L2 Debug Line A10
P1.11	C14	I O O	PUC	SWCFG11 Software configuration 11 OCDSA_11 OCDS L2 Debug Line A1 SLSO0_1 SSC0 Slave Select output 1
P1.12	F13	I O O	PUC	SWCFG12 Software configuration 12 OCDSA_12 OCDS L2 Debug Line A12 SLSO1_1 SSC1 Slave Select output 1
P1.13	E14	I O O	PUC	SWCFG13 Software configuration 13 OCDSA_13 OCDS L2 Debug Line A13 SLSO0_2 SSC0 Slave Select output 2
P1.14	D14	O I O	PUC	SLSO1_2 SSC1 Slave Select output 2 SWCFG14 Software configuration 14 OCDSA_14 OCDS L2 Debug Line A14

## Advance Information

## General Device Information

Table 2-1 Pin Definitions and Functions (cont'd)

Symbol	Pin	In Out	PU/ PD <sup>1)</sup>	Functions	
P1.15	F14	I O I O	PUC	SLSI0 RMW SWCFG15 OCDSA_15	SSC0 Slave Select Input EBU Read Modify Write Software configuration 15 OCDS L2 Debug Line A15
<b>P2</b>		I/O		<b>Port 2</b> Port 2 is a 16-bit bi-directional general purpose I/O port which can be alternatively used for ASC0/1, SSC0/1, IIC, EBU and SCU.	
P2.0	P12	I/O O	PUC	RXD0 CSEMU	ASC0 receiver input/output line EBU Chip Select Output for Emulator Region
P2.1	P11	O I	PUC	TXD0 TESTMODE	ASC0 transmitter output line Test Mode Select Input
P2.2	P13	I/O	PUC	MRST0	SSC0 master receive/slave transmit input/output
P2.3	P14	I/O	PUC	MTSR0	SSC0 master transmit/slave receive input/output
P2.4	N15	I/O	PUC	SCLK0	SSC0 clock input/output line
P2.5	N14	I/O	PUC	MRST1A	SSC1 master receive/slave transmit input/output A
P2.6	N12	I/O	PUC	MTSR1A	SSC1 master transmit/slave receive input/output A
P2.7	K16	I/O	PUC	SCLK1A	SSC1 clock input/output line A
P2.8	J16	I/O	PUC	RXD1A	ASC1 receiver input/output line A
P2.9	H16	O	PUC	TXD1A	ASC1 transmitter output line A
P2.10	L13	—	PUC	—	
P2.11	G16	—	PUC	—	
P2.12	K15	I/O O	—	SDA0 SLSO0_3	IIC Serial Data line 0 SSC0 Slave Select output 3
P2.13	K14	I/O O	—	SCL0 SLSO1_3	IIC clock line 0 SSC1 Slave Select output 3
P2.14	F16	I/O O	—	SDA1 SLSO0_4	IIC Serial Data line 1 SSC0 Slave Select output 4
P2.15	E16	I/O O	—	SCL1 SLSO1_4	IIC clock line 1 SSC1 Slave Select output 4

## Advance Information

## General Device Information

Table 2-1 Pin Definitions and Functions (cont'd)

Symbol	Pin	In Out	PU/ PD <sup>1)</sup>	Functions
<b>BFCLKI</b>	D1	I	—	<b>Burst Flash Clock Input (Clock Feedback)</b>
<b>BFCLKO</b>	E1	O	—	<b>Burst Flash Clock Output</b> Accesses to Burst Flash devices are synchronized to this clock.
<b>RD</b>	P2	O	PUC	<b>EBU Read Control Line</b> Output in master mode Input in slave mode
<b>RD/WR</b>	T3	O	PUC	<b>EBU Write Control Line</b> Output in master mode Input in slave mode
<b>WAIT</b>	B9	I	PUC	<b>EBU Wait Control Line</b>
<b>ALE</b>	R3	O	PDC	<b>EBU Address Latch Enable Output</b>
<b>MR/W</b>	P3	O	PUC	<b>EBU Motorola-style Read/Write Output</b>
<b>BAA</b>	A11	O	PUC	<b>EBU Burst Address Advance Output</b> For advancing address in a Burst Flash access
<b>ADV</b>	B11	O	PUC	<b>EBU Burst Flash Address Valid Output</b>

## Advance Information


## General Device Information

Table 2-1 Pin Definitions and Functions (cont'd)

Symbol	Pin	In Out	PU/ PD <sup>1)</sup>	Functions
<b>EBU Address Bus Input/Output Lines</b>				
<b>A0</b>	K1	O	PUC	EBU Address Bus Line 0
<b>A1</b>	L1	O	PUC	EBU Address Bus Line 1
<b>A2</b>	M1	O	PUC	EBU Address Bus Line 2
<b>A3</b>	N1	O	PUC	EBU Address Bus Line 3
<b>A4</b>	P1	O	PUC	EBU Address Bus Line 4
<b>A5</b>	J2	O	PUC	EBU Address Bus Line 5
<b>A6</b>	K2	O	PUC	EBU Address Bus Line 6
<b>A7</b>	L2	O	PUC	EBU Address Bus Line 7
<b>A8</b>	M2	O	PUC	EBU Address Bus Line 8
<b>A9</b>	N2	O	PUC	EBU Address Bus Line 9
<b>A10</b>	J3	O	PUC	EBU Address Bus Line 10
<b>A11</b>	K3	O	PUC	EBU Address Bus Line 11
<b>A12</b>	L3	O	PUC	EBU Address Bus Line 12
<b>A13</b>	M3	O	PUC	EBU Address Bus Line 13
<b>A14</b>	K4	O	PUC	EBU Address Bus Line 14
<b>A15</b>	A8	O	PUC	EBU Address Bus Line 15
<b>A16</b>	A9	O	PUC	EBU Address Bus Line 16
<b>A17</b>	A10	O	PUC	EBU Address Bus Line 17
<b>A18</b>	B10	O	PUC	EBU Address Bus Line 18
<b>A19</b>	C10	O	PUC	EBU Address Bus Line 19
<b>A20</b>	D10	O	PUC	EBU Address Bus Line 20
<b>A21</b>	T4	O	PUC	EBU Address Bus Line 21
<b>A22</b>	R4	O	PUC	EBU Address Bus Line 22
<b>A23</b>	P4	O	PUC	EBU Address Bus Line 23
<b>XTAL1</b> <b>XTAL2</b>	M16 N16	I O	— —	<b>Oscillator/PLL/Clock Generator Input/Output Pins</b> XTAL1 is the input to the main oscillator amplifier and input to the internal clock generator. XTAL2 is the output of the main oscillator amplifier circuit. For clocking of the device from an external source, XTAL1 is driven with the clock signal while XTAL2 is left unconnected. For crystal oscillator operation, XTAL1 and XTAL2 are connected to the crystal with the appropriate recommended oscillator circuitry.
<b>V<sub>DDOSC3</sub></b>	P16	—	—	<b>Main Oscillator Power Supply (3.3 V)</b>
<b>V<sub>SSOSC3</sub></b>	R16	—	—	<b>Main Oscillator Ground</b>
<b>V<sub>DDOSC</sub></b>	L16	—	—	<b>Main Oscillator Power Supply (1.5 V)</b>

**Advance Information**
**Functional Description**
**Table 3-1 TC1100 Block Address Map (cont'd)**

Seg- ment	Address Range	Size	Description	DMI Acc.	PMI Acc.	
13	D000 0000 <sub>H</sub> – D000 6FFF <sub>H</sub>	28 KB	DMI Local Data RAM (LDRAM)	DMI local	via LMB	non-cached
	D000 7000 <sub>H</sub> – D3FF FFFF <sub>H</sub>	~ 64 MB	Reserved			
	D400 0000 <sub>H</sub> – D400 7FFF <sub>H</sub>	32 KB	PMI Local Code Scratch Pad RAM (SPRAM)	via LMB	PMI local	
	D400 8000 <sub>H</sub> – D7FF FFFF <sub>H</sub>	~64 MB	Reserved			
	D800 0000 <sub>H</sub> – DDFF FFFF <sub>H</sub>	96 MB	External Memory Space	via LMB	via LMB	
	DE00 0000 <sub>H</sub> – DEFF FFFF <sub>H</sub>	16 MB	Emulator Memory Space			
	DF00 0000 <sub>H</sub> – DFFF BFFF <sub>H</sub>	~16 MB	Reserved	–	–	
	DFFF C000 <sub>H</sub> – DFFF FFFF <sub>H</sub>	16 KB	Boot ROM Space	via FPI	via FPI	
14	E000 0000 <sub>H</sub> – E7FF FFFF <sub>H</sub>	128 MB	External Memory Space	via LMB	via LMB	non-cached
	E800 0000 <sub>H</sub> – E83F FFFF <sub>H</sub>	4 MB	Reserved for mapped space for lower 4 Mbytes of Local Memory in Segment 12 (Transformed by LFI bridge to C000 0000 <sub>H</sub> – C03F FFFF <sub>H</sub> )	access only from FPI bus side of LFI	access only from FPI bus side of LFI	
	E840 0000 <sub>H</sub> – E84F FFFF <sub>H</sub>	1 MB	Reserved for mapped space for lower 1 Mbyte of Local Memory in Segment 13 (Transformed by LFI bridge to D000 0000 <sub>H</sub> – D00F FFFF <sub>H</sub> )	access only from FPI bus side of LFI	access only from FPI bus side of LFI	
	E850 0000 <sub>H</sub> – E85F FFFF <sub>H</sub>	1 MB	Reserved for mapped space for 1 Mbyte of Local Memory in Segment 13 (Transformed by LFI bridge to D400 0000 <sub>H</sub> – D40F FFFF <sub>H</sub> )			




**Figure 3-3 Block Diagram of the TC1100 Interrupt System**



### 3.8 Parallel Ports

The TC1100 has 72 digital input/output port lines, which are organized into four parallel 16-bit ports and one parallel 8-bit port, Port P0 to Port P4 with 3.3 V nominal voltage.

The digital parallel ports can be used as general purpose I/O lines or they can perform input/output functions for the on-chip peripheral units. An overview on the port-to-peripheral unit assignment is shown in **Figure 3-4**.



**Figure 3-4 Parallel Ports of the TC1100**

## Advance Information

## Functional Description




Figure 3-6 General Block Diagram of the SSC Interfaces

---

**Advance Information****Functional Description**

- Evaluation of the device address in slave mode
- Bus access arbitration in multimaster mode

**Features:**

- Extended buffer allows up to 4 send/receive data bytes to be stored
- Selectable baud rate generation
- Support of standard 100 kBaud and extended 400 kBaud data rates
- Operation in 7-bit addressing mode or 10-bit addressing mode
- Flexible control via interrupt service routines or by polling
- Dynamic access to up to 2 physical IIC buses

### 3.15 System Timer

The STM within the TC1100 is designed for global system timing applications requiring both high precision and long range. The STM provides the following features:

- Free-running 56-bit counter
- All 56 bits can be read synchronously
- Different 32-bit portions of the 56-bit counter can be read synchronously
- Flexible interrupt generation on partial STM content compare match
- Driven by clock  $f_{\text{STM}}$  after reset (default after reset is  $f_{\text{STM}} = f_{\text{SYS}} = 150 \text{ MHz}$ )
- Counting starts automatically after a reset operation
- STM is reset under following reset causes:
  - Wake-up reset (PMG\_CON.DSRW must be set)
  - Software reset (RST\_REQ.RRSTM must be set)
  - Power-on reset
- STM (and the clock divider) is not reset at watchdog reset and hardware reset ( $\overline{\text{HDRST}} = 0$ )

The STM is an upward counter, running with the system clock frequency  $f_{\text{SYS}}$  (after reset  $f_{\text{STM}} = f_{\text{SYS}}$ ). It is enabled per default after reset, and immediately starts counting up. Other than via reset, it is not possible to affect the contents of the timer during normal operation of the application; it can only be read, but not written to. Depending on the implementation of the clock control of the STM, the timer can optionally be disabled or suspended for power-saving and debugging purposes via a clock control register.

The maximum clock period is  $2^{56}/f_{\text{STM}}$ . At  $f_{\text{STM}} = 150 \text{ MHz}$  (maximum), for example, the STM counts 15.2 years before overflowing. Thus, it is capable of continuously timing the entire expected product lifetime of a system without overflowing.

### 3.19 Power Management System

The TC1100 power management system allows software to configure the various processing units to adjust automatically in order to draw the minimum necessary power for the application.

There are four power management modes:

- Run Mode
- Idle Mode
- Sleep Mode
- Deep Sleep Mode

**Table 3-4** describes the features of the power management modes.

**Table 3-4 Power Management Mode Summary**

Mode	Description
<b>Run</b>	The system is fully operational. All clocks and peripherals are enabled, as determined by software.
<b>Idle</b>	The CPU clock is disabled, waiting for a condition to return it to run mode. Idle mode can be entered by software when the processor has no active tasks to perform. All peripherals remain powered and clocked. Processor memory is accessible to peripherals. A reset, Watchdog Timer event, a falling edge on the NMI pin, or any enabled interrupt event will return the system to run mode.
<b>Sleep</b>	The system clock continues to be distributed only to those peripherals programmed to operate in sleep mode. The other peripheral modules will be shut down by the suspend signal. Interrupts from operating peripherals, the Watchdog Timer, a falling edge on the NMI pin, or a reset event will return the system to run mode. Entering this state requires an orderly shut-down controlled by the Power Management State Machine.
<b>Deep Sleep</b>	The system clock is shut off; only an external signal will restart the system. Entering this state requires an orderly shut-down controlled by the Power Management State Machine (PMSM).


Besides these explicit software-controlled power-saving modes, special attention has been paid in the TC1100 to automatic power-saving in operating units that are currently not required or idle. In this case, they are shut off automatically until their operation is required again.

## Advance Information

## Functional Description

The oscillator circuit, which is designed to work with an external crystal oscillator or an external stable clock source, consists of an inverting amplifier with XTAL1 as input and XTAL2 as output.

**Figure 3-14** shows the recommended external oscillator circuitries for both operating modes, i.e. external crystal mode and external input clock mode.



**Figure 3-14 Oscillator Circuitries**

When using an external clock signal, it must be connected to XTAL1 and XTAL2 is left open (unconnected). When supplying the clock signal directly, not using a crystal and the oscillator, the input frequency can be in the range of 0 - 40 MHz if the PLL is not used, 4 - 40 MHz in case the PLL is used.

When using a crystal, its frequency can be within the range of 4 MHz to 25 MHz. An external oscillator load circuitry must be used, connected to both pins, XTAL1 and XTAL2. It consists normally of the two load capacitances, C1 and C2. For some crystals, a series damp resistor may be necessary. The exact values and related operating range are dependant on the crystal and have to be determined and optimized together with the crystal vendor using the negative resistance method. As starting point for the evaluation and for non-productive systems, the following load capacitor values might be used.


**Table 3-5 Load Capacitors Select**

Fundamental Mode Crystal Frequency (approx., MHz)	Load Capacitors C1, C2 (pF)
4	33
8	18
12	12
16	10

### 3.22 Power Supply

The TC1100 provides an ingenious power supply concept in order to improve the EMI behavior as well as to minimize the crosstalk within on-chip modules.

**Figure 3-15** shows the TC1100's power supply concept, where certain logic modules are individually supplied with power. This concept improves the EMI behavior by reduction of the noise cross coupling.



**Figure 3-15 TC1100 Power Supply Concept**

## 4 Electrical Parameters

### 4.1 General Parameters

#### 4.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the TC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for design purposes, they are indicated by the abbreviations in the "Symbol" column:

- **CC**  
These parameters indicate **C**ontroller **C**haracteristics, which are distinctive features of the TC1100 and must be considered for system design.
- **SR**  
These parameters indicate **S**ystem **R**equirements, which must be provided by the microcontroller system in which the TC1100 is included.



**Advance Information**
**Electrical Parameters**
**4.1.3 Operating Condition**

The following operating conditions must be complied with in order to ensure correct operation of the TC1100. All parameters specified in the following table refer to these operating conditions, unless otherwise indicated.

Parameter	Symbol	Limit Values		Unit	Notes Conditions
		min.	max.		
Digital supply voltage	$V_{DD}$	1.43	1.58	V	–
	$V_{DDP}$	3.14	3.47	V	–
Digital ground voltage	$V_{SS}$	0		V	–
Digital core supply current	$I_{DD}$	–	525	mA	–
Ambient temperature under bias	$T_A$	-40	+85	°C	–
CPU clock	$f_{SYS}$	– <sup>1)</sup>	150	MHz	–
Overload current	$I_{OV}$	-1	1	mA	2)3)
		-3	3		duty cycle ≤ 25%
Short circuit current	$I_{SC}$	-1	1	mA	4)
		-3	3		duty cycle ≤ 25%
Absolute sum of overload + short circuit currents	$\Sigma I_{OV}  +  I_{SC} $	–	50	mA	3)
			100		duty cycle ≤ 25%
Inactive device pin current ( $V_{DD} = V_{DDP} = 0$ )	$I_{ID}$	-1	1	mA	–
External load capacitance	$C_L$	–	50	pF	–
ESD strength	–	2000	–	V	Human Body Model (HBM)

1) The TC1100 uses a static design, so the minimum operation frequency is 0 MHz. However, due to test time restriction no lower frequency boundary is tested.

2) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{OV} > V_{DDP} + 0.5\text{ V}$  or  $V_{OV} < V_{SS} - 0.5\text{ V}$ ). The absolute sum of input overload currents on all digital I/O pins may not exceed **50 mA**. The supply voltage must remain within the specified limits.

3) Not subject to production test, verified by design/characterization.

4) Applicable for digital inputs.


## Advance Information

## Electrical Parameters

### 4.3.4 Input Clock Timing

(Operating Conditions apply)

Parameter		Symbol	Limits		Unit
			min	max	
Oscillator clock frequency	with PLL	$f_{OSC}$ SR	4	25	MHz
Input clock frequency driving at XTAL1	with PLL	$f_{OSCDD}$ SR	-	40	MHz
Input Clock Duty Cycle ( $t_1/t_2$ )		SR	45	55	%







**Figure 4-4 Input Clock Timing**


## Advance Information

## Electrical Parameters

### 4.3.7 Timing for OCDS Trace and Breakpoint Signals

(Operating Conditions apply;  $C_L(\text{TRCLK}) = 25 \text{ pF}$ ,  $C_L = 50 \text{ pF}$ )

Parameter	Symbol	Limits		Unit
		min	max	
<u>BRK_OUT</u> valid from TRCLK 	$t_1$ CC	–	5.2	ns
<u>OCDS2_STATUS[4:0]</u> valid from TRCLK 	$t_1$ CC	0	5	ns
<u>OCDS2_INDIR_PC[7:0]</u> valid from TRCLK 	$t_1$ CC	0	5	ns
<u>OCDS2_BRKPT[2:0]</u> valid from TRCLK 	$t_1$ CC	0	5	ns














**Figure 4-8 OCDS Trace Signals Timing**

## Advance Information

## Electrical Parameters

### 4.3.8.6 Timing for Multiplexed Access Signals

(Operating Conditions apply;  $C_L = 50 \text{ pF}$ )<sup>1)</sup>

Parameter	Symbol	Limits		Unit
		min	max	
ALE, $\overline{\text{CSx}}$ , $\overline{\text{RD/WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{MR/W}}$ , $\overline{\text{BC(3:0)}}$ output valid time from output clock 	$t_1$ CC	–	9	ns
ALE, $\overline{\text{CSx}}$ , $\overline{\text{RD/WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{MR/W}}$ , $\overline{\text{BC(3:0)}}$ output hold time from output clock 	$t_2$ CC	0.0	–	ns
AD(31:0) output valid time from output clock 	$t_3$ CC	–	9	ns
AD(31:0) output hold time from output clock 	$t_4$ CC	0.0	–	ns
AD(31:0) input setup time to output clock 	$t_5$ SR	1.4	–	ns
AD(31:0) input hold time from output clock 	$t_6$ SR	3	–	ns
$\overline{\text{WAIT}}$ input setup time to output clock 	$t_9$ SR	12	–	ns
$\overline{\text{WAIT}}$ input hold time from output clock 	$t_{10}$ SR	3	–	ns
$\overline{\text{RMW}}$ output valid time from output clock 	$t_{11}$ CC	–	8	ns
$\overline{\text{RMW}}$ output hold time from output clock 	$t_{12}$ CC	1.3	–	ns
ALE width	$t_{13}$ CC	8.5	–	ns
AD(31:0) output hold time from $\overline{\text{RD/WR}}$ 	$t_{14}$ CC	0	–	ns

- 1) The purpose for characterization of Asynchronous access is to provide the performance of all of the signals to user. User can decide whether an extra cycle is needed or not based on above parameters to generate signals with correct timing sequence. It is user's responsibility to program the correct phase length according to the memory/peripheral device specification and EBU Specification.

## Advance Information


## Electrical Parameters

### 4.3.9.2 MLI Interface Timing

(Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter	Symbol	Limit Values		Unit
		min.	max.	
TCLK/RCLK clock period	$t_0$ CC/SR	$2 \cdot T_{MLI}^{1)}$	—	ns
MLI outputs delay from TCLK ↗	$t_5$ CC	0	8	ns
MLI inputs setup to RCLK ↘	$t_6$ SR	4	—	ns
MLI inputs hold to RCLK ↘	$t_7$ SR	4	—	ns
RREADY output delay from TCLK ↘	$t_8$ CC	0	8	ns

1)  $T_{MLImin} = T_{SYS} = 1/f_{SYS}$ . When  $f_{SYS} = 120\text{MHz}$ ,  $t_0 = 16.7\text{ns}$



**Figure 4-15 MLI Interface Timing**

*Note: The generation of RREADY is in the input clock domain of the receiver. The reception of TREADY is asynchronous to TCLK.*