



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	8052
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, Serial Port
Peripherals	POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78e858a40pl

5.16.2	IP1 (F8H)	19
5.16.3	IX1 (E9H)	20
5.16.4	IRQ1 (C0H)	20
5.16.5	Interrupt Priority and Vector Address	20
5.17	F04KBOOT Mode (Boot From 4K Bytes LDRM).....	21
5.17.1	F04KBOOT Mode	21
5.18	Security	21
5.18.1	Lock Bit (Bit0).....	22
5.18.2	MOVC Lock (Bit1)	22
5.18.3	Scramble Enable (Bit2)	22
5.18.4	Oscillator Gain Select (Bit7)	22
5.19	Watch Dog Timer	23
5.19.1	WDTC (8FH)	23
5.20	Programmable Clock-out	24
5.21	Reduce EMI Emission	24
6.	ELECTRICAL CHARACTERISTICS	25
6.1	Absolute Maximum Ratings	25
6.2	D.C. Characteristics	25
6.3	A.C. Characteristics	27
6.3.1	Clock Input Waveform.....	27
6.3.2	Program Fetch Cycle	27
6.3.3	Data Read Cycle	28
6.3.4	Data Write Cycle	28
6.3.5	Port Access Cycle	28
6.3.6	Flash Mode Timing.....	28
7.	TIMING WAVEFORMS	29
7.1	Program Fetch Cycle	29
7.2	Data Read Cycle	29
7.3	Data Write Cycle	30
7.4	Port Access Cycle	30
8.	TYPICAL APPLICATION CIRCUITS.....	31
8.1	Expanded External Program Memory and Crystal.....	31
8.2	Expanded External Data Memory and Oscillator	32
9.	PACKAGE DIMENSIONS	33
9.1	40-pin DIP	33
9.2	44-pin PLCC.....	33
9.3	44-pin PQFP	34
10.	VERSION HISTORY	35

1. GENERAL DESCRIPTION

The W78E858 is an 8-bit microcontroller which has an in-system programmable Flash EPROM for firmware updating. The instruction set of the W78E858 is fully compatible with the standard 8052. The W78E858 contains a 32K bytes of main Flash EPROM and a 4K bytes of auxiliary Flash EPROM which allows the contents of the 32KB main Flash EPROM to be updated by the loader program located at the 4KB auxiliary Flash EPROM ROM; 768 bytes of on-chip RAM; 128 bytes of EEPROM, 8 extra power down wake-up through INT2 to INT9; 4 channel 8-bit PWM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit port P4; three 16-bit timer/counters where the TIMER2 with programmable clock output and 17-bit watchdog timer are built in this device; a serial port. These peripherals are supported by a eight sources two-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E858 allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

2. FEATURES

- Fully static design 8-bit CMOS micro-controller up to 40 MHz
- 32K bytes of in-system programmable FLASH EPROM for Application Program (APROM)
- 4K bytes of auxiliary FLASH EPROM for Loader Program (LDROM)
- Low standby current at full supply voltage
- 256 + 512 bytes of on-chip RAM
- 128 bytes on-chip EEPROM memory
- 64K bytes program memory address space and 64K bytes data memory address space
- Four 8-bit bi-directional ports
- One 4-bit bi-directional port
- Extra interrupts INT2 to INT9 at PORT1
- Wake-up via external interrupts INT0 – INT9
- Three 16-bit timer/counters
- One full duplex serial port
- Fourteen-sources, two-level interrupt capability
- Programmable Timer2 clock output via P1.0
- 17-bits watchdog timer
- Four channels 8-bit PWM
- Built-in power management
- Code protection
- Packaged in PDIP 40 / PLCC 44 / PQFP 44

```

        org     0000h
        jmp     start

start:
        org     500h

        mov     chpenr,#87h
        mov     chpenr,#59h
        orl     chpcon,#00100000b    ; enable eeprom
        mov     chpenr,#00h
        call    enable_protect
        mov     dptr,#EEPROM_BASE
        mov     r0,#40h              ; only write up to 64
byte/page. Write from FF80h to FFBFh.
        mov     r1,#55h              ; write 55 data.
        call    write_eeprom_block
        call    enable_protect      ; Call it before writing
        mov     dptr,#EEPROM_BASE+40h
        mov     r0,#40h              ; Write from FFC0h to FFFFh
address.
        mov     r1,#55h
        call    write_eeprom_block

        mov     dptr,#EEPROM_BASE
        mov     r0,#80h
        mov     r1,#55h
        call    read_eeprom_block
        jc      $error


        mov     chpenr,#87h
        mov     chpenr,#59h
        anl     chpcon,#11011111b    ; disable eeprom
        mov     chpenr,#00h
        clr     c
        jmp     $end

$error:
        mov     chpenr,#87h
        mov     chpenr,#59h
        anl     chpcon,#11011111b    ; disable eeprom
        mov     chpenr,#00h
        setb    c

$end:
        sjmp    $

;-----
disable_protect:
        mov     dptr,#EEPROM_BASE+55h
        mov     a,#aah
        movx    @dptr,a
        mov     dptr,#EEPROM_BASE+2ah
        mov     a,#55h
        movx    @dptr,a
        mov     dptr,#EEPROM_BASE+55h
        mov     a,#80h
        movx    @dptr,a
        mov     dptr,#EEPROM_BASE+55h

```




5.10 Reset

The external RST signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the RA80xx is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line. During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

W78E858 Special Function Registers and Reset Values

F8	+IP1 0000000								FF
F0	+B 00000000						CHPENR 00000000		F7
E8	+IE_1 00000000	IX1 00000000							EF
E0	+ACC 00000000								E7
D8	+P4 11111111								DF
D0	+PSW 00000000								D7
C8	+T2CON 00000000	T2MOD Xxxxxx0x	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			CF
C0	+IRQ1 00000000				SFRAL 00000000	SFRAH 00000000	SFRFD 00000000	SFRCN 00000000	C7
B8	+IP 000000							CHPCON 0xx00000	BF
B0	+P3 11111111								B7
A8	+IE 01000000								AF
A0	+P2 11111111		MXPSR 0xxxxx00						A7
98	+SCON 00000000	SBUF xxxxxxx							9F
90	+P1 11111111	PWMCON xxxx0000	PWMP 00000000	DAC0 00000000	DAC1 00000000	DAC2 00000000	DAC3 00000000		97
88	+TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR xxxx0110	WDTC 000xx000	8F
80	+P0 11111111	SP 00000111	DPL 00000000	DPH 00000000				PCON 00110000	87

Note: the SFRs marked with a plus sign(+) are both byte and bit-addressable.



5.12 In-system Programming System

The W78E858 provided in-system programming function for new firmware updated. After the related register and flags are set, user can start timer and force the CPU enter idle mode, then W78E858 will perform the in-system program mode function specify in SFRCN register, the destination data and address will come from the related SFR.

The CHPCON is read only by default. Firmware designer must write 87H, 59H sequentially to this special register CHPENR to enable the CHPCON write attribute, and write other value to disable CHPCON write attribute. This register protects from writing to the CHPCON register carelessly.

5.12.1 SFRAL (C4H)

The programming low-order byte address of FLASH EPROM in-system programming mode

5.12.2 SFRAH (C5H)

The programming high-order byte address of FLASH EPROM in-system programming mode

5.12.3 SFRFD (C6H)

The programming data for on-chip FLASH EPROM in-system programming mode

5.12.4 SFRCN (C7H)

BIT	NAME	FUNCTION
7	-	Reserve.
6	WFWIN	On-chip FLASH EPROM bank select for in-system programming. = 0: 32K bytes FLASH EPROM bank is selected as destination for re-programming. = 1: 4K bytes FLASH EPROM bank is selected as destination for re-programming.
5	OEN	FLASH EPROM output enable.
4	CEN	FLASH EPROM chip enable.
3 – 0	CTRL[3:0]	The flash control signals

5.13 In-system Programming Mode Operating Table

MODE	CTRL<3:0>	WFWIN	OEN	CEN	SFRAL	SFRAH	SFRFD
Erase 32K APROM	0010	0	1	0	X	X	X
Erase 4K LDROM	0010	1	1	0	X	X	X
Program 32K APROM	0001	0	1	0	Address	Address	Data In
Program 4K LDROM	0001	1	1	0	Address	Address	Data In
Read 32K APROM	0000	0	0	0	Address	Address	Data Out
Read 4K LDROM	0000	1	0	0	Address	Address	Data Out

5.13.1 CHPCON (BFH)

BIT	NAME	FUNCTION
7	SWRESET (F04KMODE)	When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It will enforce microcontroller reset to initial condition just like power on reset. This action will re-boot the microcontroller and start to normal operation. To read this bit can determine that the F04KBOOT mode is running.
6	-	Reserve.
5	ENEEPROM	Enable on-chip 128 bytes EEPROM.
4	ENAUSTRAM	Enable on-chip 512 bytes auxiliary RAM.
3 – 2	-	-
1	FBOOTSL	The loader program location selection. = 0: loader program in 32K memory bank. = 1: loader program in 4K memory bank.
0	FPROGEN	In system programming enable flag. = 1: enable. The CPU switches to the programming flash mode after entering the idle mode and waken up from interrupt. The CPU will execute the loader program while in on-chip programming mode. = 0: disable. The on-chip FLASH EPROM read-only. In-system programmability is inhibit.

5.14 MXPSR (A2H)

BIT	NAME	FUNCTION
7	BUSY	EEPROM BUSY signal. 1: EEPROM is writing.
6-2	-	Reserved.
1-0	ADDRPNT	Address pointer by MOVX instruction 0: read or write lower 256 byte Auxiliary RAM by pointer of R0 or R1 register 1: read or write Higher 256 byte Auxiliary RAM by pointer of R0 or R1 register 2: 128 byte EEPROM by pointer of R0 or R1 register

5.15 Interrupt System

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to do execution of any particular section of code. To tie the asynchronous actives of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The W78E858 acknowledges interrupt requests from fourteen sources as below:

- INT0 and INT1
- Timer0 and Timer1
- UART serial I/O
- INT2 to INT9 (at Port1)

5.16 External Interrupts INT2 to INT9

Port1 lines serve an alternative purpose at eight additional interrupts INT2 to INT9. When enabled, each of these lines may "wake-up" the device from power-down mode. Using the IX1 register, the each pin may be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disable.

The Port1 interrupts are level sensitive. A Port1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1.x is held active for at least one machine cycle. The interrupt request is not served until the next machine cycle.

5.16.1 IE_1 (E8H)

BIT	NAME	FUNCTION
7	EX9	Enable external interrupt 9
6	EX8	Enable external interrupt 8
5	EX7	Enable external interrupt 7
4	EX6	Enable external interrupt 6
3	EX5	Enable external interrupt 5
2	EX4	Enable external interrupt 4
1	EX3	Enable external interrupt 3
0	EX2	Enable external interrupt 2

5.16.2 IP1 (F8H)

BIT	NAME	FUNCTION
7	PX9	External interrupt 9 priority level
6	PX8	External interrupt 8 priority level
5	PX7	External interrupt 7 priority level
4	PX6	External interrupt 6 priority level
3	PX5	External interrupt 5 priority level
2	PX4	External interrupt 4 priority level
1	PX3	External interrupt 3 priority level
0	PX2	External interrupt 2 priority level

5.16.3 IX1 (E9H)

BIT	NAME	FUNCTION
7	IL9	External interrupt 9 polarity level
6	IL8	External interrupt 8 polarity level
5	IL7	External interrupt 7 polarity level
4	IL6	External interrupt 6 polarity level
3	IL5	External interrupt 5 polarity level
2	IL4	External interrupt 4 polarity level
1	IL3	External interrupt 3 polarity level
0	IL2	External interrupt 2 polarity level

5.16.4 IRQ1 (C0H)

BIT	NAME	FUNCTION
7	IQ9	External interrupt 9 request flag
6	IQ8	External interrupt 8 request flag
5	IQ7	External interrupt 7 request flag
4	IQ6	External interrupt 6 request flag
3	IQ5	External interrupt 5 request flag
2	IQ4	External interrupt 4 request flag
1	IQ3	External interrupt 3 request flag
0	IQ2	External interrupt 2 request flag

5.16.5 Interrupt Priority and Vector Address

PRIORITY	INTERRUPT	VECTOR	SOURCE	PRIORITY	INTERRUPT	VECTOR	SOURCE
1	INT0	0003H	External 0	8	TF1	001BH	Timer 1
2	INT5	0053H	External 5	9	SINT	0023H	UART
3	TF0	000BH	Timer 0	10	TF2	002BH	Timer 2
4	INT6	005BH	External 6	11	INT3	0043H	External 3
5	INT1	0013H	External 1	12	INT8	006BH	External 8
6	INT2	003BH	External 2	13	INT4	004BH	External 4
7	INT7	0063H	External 7	14	INT9	0073H	External 9


5.17 F04KBOOT Mode (Boot From 4K Bytes LDROM)

The W78E858 boots from APROM program (32K bytes bank) by default after chip reset. On some occasions, user can force the W78E858 to boot from the LDROM program (4K bank) after chip reset. The setting for this special mode is as follow.

5.17.1 F04KBOOT Mode

RST	P4.3	P2.7	P2.6	MODE
H↓	X	L	L	FO4KBOOT
H↓	L	X	X	FO4KBOOT


Note: In application system design, user must take care the P2, P3, ALE, EA and PSEN pin status at reset to avoid W78E858 entering the programming mode or F04KBOOT mode in normal operation.



5.18 Security

During the on-chip FLASH EPROM programming mode, the FLASH EPROM can be programmed and verified repeatedly. Until the code inside the FLASH EPROM is confirmed OK, the code can be protected. The protection of FLASH EPROM and those operations on it are described below:

The W78E858 has several special setting registers in FLASH EPROM block. Those bits of the security register can't be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The security register is located at the FFFFH on the same bank with 4K LDROM i.e., P3.6 must set high at writer mode.



5.18.1 Lock Bit (Bit0)

This bit is used to protect the customer's program code in the W78E858. It may be set after the programmer finishes the programming and verifies sequence. Once these bits are set to logic 0, both the FLASH EPROM data and all data in FLASH EPROM block can't be accessed again.

5.18.2 MOVC Lock (Bit1)

When this bit is program to "0", the MOVC instruction will be disable when the program counter more than 7FFFh or \overline{EA} pin is forced low.

5.18.3 Scramble Enable (Bit2)

This bit is used to protect the customer's program code in the W78E858. If this bit is set to logic 0, the dump ROM code are scrambled by a scramble circuit and the dump ROM code will become a random ROM code.

5.18.4 Oscillator Gain Select (Bit7)

If this bit is set to logic 0 (for 24 MHz), the EMI effect will be reduce. If this bit is set to logic 1 (for 40 MHz), the W78E858 could to use 40 MHz crystal, but the EMI effect is major. So we provide the option bit which could be chose by customer.

5.19 Watch Dog Timer

For more system reliability, W78E858 provides a programmable watch-dog time-out reset function. From programming prescaler select, user can choose a variable prescaler from divided by 2 to divided by 256 to get a suitable time-out period. The time-out period is given by:

$$T_{\text{time-out}} = \frac{1}{F_{\text{osc}}} \times 2^{14} \times \text{PRESCALER} \times 1000 \times 12 \text{ (mS)}$$

(Note: F_{osc} unit = Hz)

5.19.1 WDTC (8FH)

BIT	NAME	FUNCTION
7	ENW	Enable watch-dog timer if set.
6	CLRW	Clear watch-dog timer and prescaler if set. This flag will be cleared automatically.
5	WIDL	If this bit is set, watch-dog is enabled under idle mode. If cleared, watch-dog is disable under idle mode. Default is cleared.
4 – 3	-	Reversed.
2	PS2	Watch-dog prescaler timer select.
1	PS1	Watch-dog prescaler timer select.
0	PS0	Watch-dog prescaler timer select.

PS2	PS1	PS0	PRESCALER SELCET	WATCH-DOG TIME-OUT PERIOD ($F_{\text{osc}} = 20 \text{ MHz}$)
0	0	0	2	19.66 mS
0	1	0	4	39.32 mS
0	0	1	8	78.64 mS
0	1	1	16	157.28 mS
1	0	0	32	314.57 mS
1	0	1	64	629.14 mS
1	1	0	128	1.25 mS
1	1	1	256	2.52 mS

5.20 Programmable Clock-out

A 50% duty cycle clock can be programmed to come out on P1.0. To configure the timer/counter2 as a clock generator, bit C/T2 in T2CON register must be cleared and bit T2OE in T2MOD register must be set. Bit TR2 (T2CON.2) also must be set to start timer. The clock-out frequency depends on the oscillator frequency and reload value of Timer2 capture register (RCAP2H, RCAP2L) as shown in this equation:

$$\frac{\text{oscillator frequency}}{4 \times (65536 - (RCAP2H, RCAP2L))}$$

In the clock-out mode, timer2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer2 as a baud-rate generator and a clock and a clock generator simultaneously.

5.21 Reduce EMI Emission

The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is useless. Turn off the ALE signal transition only need too set the ALEOFF flag in the AUXR register. When ALE is turned off, it will be reactivated when program access external ROM or RAM data or jump to execute external ROM code. After access completely or program returns to internal ROM code, ALE signal will turn off again.





Fig. 17-BIT Watch-Dog Timer Function Block Diagram

6.3 A.C. Characteristics

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.6 micron CMOS process when using 2 and 4 mA output buffers.

6.3.1 Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	FOP	0	-	40	MHz	1
Clock Period	TCP	25	-	-	nS	2
Clock High	TCH	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.
2. The TCP specification is used as a reference in other specifications.
3. There are no duty cycle requirements on the XTAL1 input.

6.3.2 Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 TCP- Δ	-	-	nS	4
Address Hold from ALE Low	TAAH	1 TCP- Δ	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 TCP- Δ	-	-	nS	4
PSEN Low to Data Valid	TPDA	-	-	2 TCP	nS	2
Data Hold after PSEN High	TPDH	0	-	1 TCP	nS	3
Data Float after PSEN High	TPDZ	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP- Δ	2 TCP	-	nS	4
PSEN Pulse Width	TPSW	3 TCP- Δ	3 TCP	-	nS	4


Notes:

1. P0.0 – P0.7, P2.0 – P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 TCP.
3. Data have been latched internally prior to PSEN going high.
4. " Δ " (due to buffer driving delay and wire loading) is 20 nS.




7. TIMING WAVEFORMS

7.1 Program Fetch Cycle



7.2 Data Read Cycle




The diagram illustrates the hardware connection for a W78E858 microcontroller interfaced to a 28C256 EPROM. The W78E858 is a microcontroller with various pins for power, timing, control, and data. The 28C256 is a 256KB EPROM with address, data, and control pins. A 74LS373 8-bit D-type flip-flop is used as a data buffer between the microcontroller's P1 port and the EPROM's data bus. The microcontroller's P1.0-P1.7 are connected to the flip-flop's D0-D7. The flip-flop's Q0-Q7 are connected to the EPROM's D0-D7. The EPROM's A0-A14 are connected to the microcontroller's A0-A14. The EPROM's CE is connected to the microcontroller's P1.0, OE to P1.1, and WR to P1.2. The EPROM's VDD and GND are connected to the microcontroller's VDD and GND. A 10uF capacitor is connected between VDD and GND. An oscillator circuit is connected between XTAL1 and XTAL2.


Figure B

9. PACKAGE DIMENSIONS


9.1 40-pin DIP



9.2 44-pin PLCC



9.3 44-pin PQFP



10. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A	Oct. 2001	-	Initial Issued
B	Jul. 2002	15	Modify timer 2 interrupt vector address
C	Nov. 2002	5	EEPROM address of command code
D	May. 2004	6	Remove erase acquisition flow
		6	Add a demo code
A5	April 20, 2005	33	Add Important Notice
A6	May 3, 2006	7	Revise "03H to MXPSR" to "02H to MXPSR"
A7	November 6, 2006		Remove block diagram
A8	April 22, 2008	14	Update P3 reset state

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

*Publication Release Date: April 22, 2008
Revision A8*