

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb110-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Peripheral Features:**

- Peripheral Pin Select (PPS):
  - Allows independent I/O mapping of many peripherals at run time
  - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
  - Up to 44 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three I<sup>2</sup>C<sup>™</sup> modules support Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
  - Supports RS-485, RS-232, LIN/J2602 protocols and  $\text{IrDA}^{\textcircled{R}}$
  - On-chip hardware encoder/decoder for IrDA
  - Auto-wake-up and Auto-Baud Detect (ABD)
  - 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
  - Up to 16 address pins
- Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
   Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- Up to 5 External Interrupt Sources

### **Special Microcontroller Features:**

- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- Configurable Open-Drain Outputs on Digital I/O
- · High-Current Sink/Source (18 mA/18 mA) on all I/O
- Selectable Power Management modes:
- Sleep, Idle and Doze modes with fast wake-upFail-Safe Clock Monitor Operation:
- Detects clock failure and switches to on-chip, Low-Power RC Oscillator
- On-Chip LDO Regulator
- Power-on Reset (POR), Power-up Timer (PWRT), Low-Voltage Detect (LVD) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip. Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and In-Circuit Debug (ICD) via 2 Pins
- · JTAG Boundary Scan and Programming Support
- Brown-out Reset (BOR)
- Flash Program Memory:
  - 10,000 erase/write cycle endurance (minimum)
  - 20-year data retention minimum
  - Selectable write protection boundary
  - Write protection option for Flash Configuration Words

		Pin Number				
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RF0	58	72	87	I/O	ST	PORTF Digital I/O.
RF1	59	73	88	I/O	ST	
RF2	_	42	52	I/O	ST	
RF3	33	41	51	I/O	ST	
RF4	31	39	49	I/O	ST	
RF5	32	40	50	I/O	ST	
RF8	—	43	53	I/O	ST	
RF12	—	_	40	I/O	ST	
RF13	—	_	39	I/O	ST	
RG0	—	75	90	I/O	ST	PORTG Digital I/O.
RG1	—	74	89	I/O	ST	
RG2	37	47	57	I	ST	
RG3	36	46	56	I	ST	
RG6	4	6	10	I/O	ST	
RG7	5	7	11	I/O	ST	
RG8	6	8	12	I/O	ST	
RG9	8	10	14	I/O	ST	
RG12			96	I/O	ST	
RG13	—	_	97	I/O	ST	
RG14			95	I/O	ST	
RG15	—	_	1	I/O	ST	
RP0	16	20	25	I/O	ST	Remappable Peripheral (input or output).
RP1	15	19	24	I/O	ST	
RP2	42	54	68	I/O	ST	
RP3	44	56	70	I/O	ST	
RP4	43	55	69	I/O	ST	
RP5	—	38	48	I/O	ST	
RP6	17	21	26	I/O	ST	
RP7	18	22	27	I/O	ST	
RP8	21	27	32	I/O	ST	
RP9	22	28	33	I/O	ST	
RP10	31	39	49	I/O	ST	
RP11	46	58	72	I/O	ST	
RP12	45	57	71	I/O	ST	
RP13	14	18	23	I/O	ST	
RP14	29	35	43	I/O	ST	
RP15	—	43	53	I/O	ST	
RP16	33	41	51	I/O	ST	
RP17	32	40	50	I/O	ST	
RP18	11	15	20	I/O	ST	
RP19	6	8	12	I/O	ST	

#### **TABLE 1-4**: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer  $I^2C^{TM} = I^2C/SMBus$  input buffer

Function TOPP, GPH TOPP, GPH         B0-Pin TOPP         100-Pin TOPP         VD TOPP         Imput Buffer         Description           RP21         4         6         10         10         ST           RP21         4         6         10         10         ST           RP21         4         6         10         10         ST           RP23         50         62         77         10         ST           RP24         49         61         76         10         ST           RP25         52         66         81         10         ST           RP26         5         7         11         10         ST           RP27         8         10         14         10         ST           RP30          42         52         10         ST           RP31           39         10         ST           RP33          13         18         ST         Remapsable Peripheral (input only).           RP133          52         66         1         ST           RP134         -         -         7         ST			Pin Number				
EP20         53         67         82         I/O         ST         Remappable Peripheral (input or output).           RP21         4         6         10         I/O         ST           RP21         4         6         10         I/O         ST           RP23         50         62         77         I/O         ST           RP24         49         61         76         I/O         ST           RP25         52         66         81         I/O         ST           RP26         5         7         11         I/O         ST           RP28         12         16         21         I/O         ST           RP30         -         42         52         I/O         ST           RP31         -         -         40         I         ST           RP33         -         13         18         I         ST           RP33         -         53         67         I         ST           RP34         -         66         I         ST           RP38         -         4         6         I         ST           RP43	Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RP21         4         6         10         I/O         ST           RP22         51         63         78         I/O         ST           RP23         50         62         77         I/O         ST           RP24         49         61         76         I/O         ST           RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP30         -         42         52         I/O         ST           RP31         -         -         39         I/O         ST           RP33         -         13         18         I         ST           RP33         -         13         18         ST         Renappable Peripheral (input only).           RP134         -         14         19         I         ST           RP134         -         52         66         I         ST           RP137         48         60         74         I         ST           RP140         <	RP20	53	67	82	I/O	ST	Remappable Peripheral (input or output).
RP22         51         63         78         V/O         ST           RP23         50         62         77         I/O         ST           RP24         49         61         76         I/O         ST           RP25         52         66         81         I/O         ST           RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP30          42         52         I/O         ST           RP31          -3         9         I/O         ST           RP33          40         1         ST           RP34          13         18         I         ST           RP33          53         67         1         ST           RP134          53         67         1         ST           RP135          58         1         ST           RP134          7         1         ST <td>RP21</td> <td>4</td> <td>6</td> <td>10</td> <td>I/O</td> <td>ST</td> <td></td>	RP21	4	6	10	I/O	ST	
RP23         50         62         77         VO         ST           RP24         49         61         76         I/O         ST           RP26         52         66         81         I/O         ST           RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         V/O         ST           RP30          42         52         I/O         ST           RP31          -         40         I         ST           RP132          -         40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP134          52         66         I         ST           RP134          58         I         ST           RP133          37         47         I         ST           RP140         -         55         8	RP22	51	63	78	I/O	ST	
RP24         49         61         76         VO         ST           RP26         52         66         81         I/O         ST           RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP29         30         36         44         V/O         ST           RP30          42         52         V/O         ST           RP31           39         V/O         ST           RP132          -         40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          53         67         I         ST           RP136          58         1         ST           RP137         48         60         1         ST           RP141         -          9         1 <td>RP23</td> <td>50</td> <td>62</td> <td>77</td> <td>I/O</td> <td>ST</td> <td></td>	RP23	50	62	77	I/O	ST	
RP25         52         66         81         I/O         ST           RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP30          42         52         I/O         ST           RP31          -         39         I/O         ST           RP33          13         18         I         ST           RP132          -         40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          52         66         I         ST           RP136          52         8         I         ST           RP139         -         -         7         I         ST           RP140         -         5         8         I         ST           RP143         -         37	RP24	49	61	76	I/O	ST	
RP26         5         7         11         I/O         ST           RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP29         30         36         44         I/O         ST           RP30          42         52         I/O         ST           RP31         -         -         39         I/O         ST           RP132         -         -         40         1         ST           RP133         -         13         18         1         ST           RP134         -         14         19         1         ST           RP134         -         53         67         1         ST           RP136         -         52         66         1         ST           RP138         -         4         6         1         ST           RP139         -         -         7         1         ST           RP140         -         5         8         1         ST           RP141         -         -         7<	RP25	52	66	81	I/O	ST	
RP27         8         10         14         I/O         ST           RP28         12         16         21         I/O         ST           RP29         30         36         44         I/O         ST           RP30          42         52         I/O         ST           RP31           39         I/O         ST           RP132           40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          53         67         I         ST           RP136          52         66         I         ST           RP137         48         60         74         I         ST           RP139          -         7         I         ST           RP134         -         5         8         I         ST           RP143         -         37         47         I         ST           RP143         -         37	RP26	5	7	11	I/O	ST	
RP28         12         16         21         I/O         ST           RP30         36         44         I/O         ST           RP30          42         52         I/O         ST           RP31         -          39         I/O         ST           RP132           40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          53         67         I         ST           RP136         -         52         66         I         ST           RP137         48         60         74         I         ST           RP139          -         7         I         ST           RP140         -         58         I         ST           RP142          64         79         I         ST           RP142         -         64         79         I         ST           RP143         -         37         47         I	RP27	8	10	14	I/O	ST	
RP29         30         36         44         I/O         ST           RP30          42         52         I/O         ST           RP31           39         I/O         ST           RP132           40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          52         66         I         ST           RP136          52         66         I         ST           RP138          4         6         I         ST           RP139         -          7         I         ST           RP140         -         5         8         I         ST           RP142         -         64         79         I         ST           RP143         -         37         47         I         ST           RP142         -         64         79         I         ST           RP143         -         37	RP28	12	16	21	I/O	ST	
RP30          42         52         I/O         ST           RP31           39         I/O         ST           RP132           40         I         ST           RP132           40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          53         67         I         ST           RP136          52         66         I         ST           RP136          52         66         I         ST           RP138          4         6         I         ST           RP140          5         8         I         ST           RP141           9         I         ST           RP143          37         47         I         ST           RTCC         42         54         68         O         -           RP143          37	RP29	30	36	44	I/O	ST	
RP31           39         I/O         ST           RP132           40         I         ST           RP133          13         18         I         ST           RP134          14         19         I         ST           RP135          53         67         I         ST           RP136          52         66         I         ST           RP137         48         60         74         I         ST           RP138          4         6         I         ST           RP139          7         I         ST           RP140          5         8         I         ST           RP142          64         79         I         ST           RP143          37         47         I         ST           RCC         42         54         68         O         -         Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I²C         I2C1 Synchronous Serial Clock In	RP30	—	42	52	I/O	ST	
RPI32          40         I         ST         Remappable Peripheral (input only).           RPI33          13         18         I         ST           RPI34          14         19         I         ST           RPI34          53         67         I         ST           RPI36          52         66         I         ST           RPI37         48         60         74         I         ST           RPI38          4         6         I         ST           RPI39          7         I         ST           RPI41          5         8         I         ST           RPI42         -         64         79         I         ST           RPI43         -         37         47         I         ST           RPI43         -         37         47         I         ST           RCC         42         54         68         O         -           SCL1         44         56         66         I/O         I²C         I2C1 Synchronous Serial Clock Input/Output.      <	RP31	_		39	I/O	ST	
RPI33          13         18         I         ST           RPI34          14         19         I         ST           RPI35          53         67         I         ST           RPI36          52         66         I         ST           RPI36          52         66         I         ST           RPI37         48         60         74         I         ST           RPI38          4         6         I         ST           RPI39          -         7         I         ST           RPI40          5         8         I         ST           RPI41          -         9         I         ST           RPI42          64         79         I         ST           RCC         42         54         68         O         -           REIC         32         52         58         I/O         I²C         I2C1 Synchronous Serial Clock Input/Output.           SCL1         43         55         67         I/O         I²C         I2C3 Synchrono	RPI32	—		40	I	ST	Remappable Peripheral (input only).
RPI34          14         19         I         ST           RPI35          53         67         I         ST           RPI35          52         66         I         ST           RPI36          52         66         I         ST           RPI37         48         60         74         I         ST           RPI38          4         6         I         ST           RPI39          -         7         I         ST           RPI40          5         8         I         ST           RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RCC         42         54         68         O            SCL1         44         56         66         I/O         I²C         I2C1 Synchronous Serial Clock Input/Output.           SCL3         2         2         4         I/O         I²C         I2C3 Synchronou	RPI33	_	13	18	I	ST	
RPI35          53         67         I         ST           RPI36          52         66         I         ST           RPI37         48         60         74         I         ST           RPI37         48         60         74         I         ST           RPI38          4         6         I         ST           RPI39          7         I         ST           RPI40          5         8         I         ST           RPI41         -          9         I         ST           RPI42         -         64         79         I         ST           RPI43         -         37         47         I         ST           RCC         42         54         68         O         -         Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C2 Synchronous Serial Clock Input/Output.           SDA3         3	RPI34	_	14	19	I	ST	
RPI36          52         66         I         ST           RPI37         48         60         74         I         ST           RPI38          4         6         I         ST           RPI38          7         I         ST           RPI39           7         I         ST           RPI40          5         8         I         ST           RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RPI43          37         47         I         ST           RPI43          37         47         I         ST           RPI43         -         37         47         I         ST           RTCC         42         54         68         O         -           REal-Time Clock Alarm/Seconds Pulse Output.         SCL1         SCL2         52         58         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock I	RPI35	—	53	67	I	ST	
RPI37         48         60         74         I         ST           RPI38          4         6         1         ST           RPI38          7         1         ST           RPI39           7         1         ST           RPI40          5         8         1         ST           RPI41           9         1         ST           RPI42          64         79         1         ST           RPI43          37         47         1         ST           RTCC         42         54         68         0          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I²C         I2C1 Synchronous Serial Clock Input/Output.           SCL3         2         2         4         I/O         I²C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I²C         I2C3 Synchronous Serial Clock Input/Output.           SDA2         31         53         59         I/O         I²C	RPI36	_	52	66	I	ST	
RPI38          4         6         I         ST           RPI39           7         I         ST           RPI40          5         8         I         ST           RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA2         31         53         59         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SOSCI         47         59         73         I         ANA         Secondary Oscillator/Timer1 Clock Input.	RPI37	48	60	74	I	ST	
RPI39           7         I         ST           RPI40          5         8         I         ST           RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDL3         2         2         4         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SDA2         31         53         59         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SOSCI         47         59         73         I         ANA         Secondary O	RPI38	_	4	6	I	ST	
RPI40          5         8         I         ST           RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I²C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I²C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I²C         I2C3 Data Input/Output.           SDA2         31         53         59         I/O         I²C         I2C3 Data Input/Output.           SOSCI         47         59         73         I         ANA         Secondary Oscillator/Timer1 Clock Input.           SOSCO         48         60         74         O         ANA         Secondary Oscillator/Timer1 Clock Input.           TICK         27         33         38         I </td <td>RPI39</td> <td>_</td> <td></td> <td>7</td> <td>I</td> <td>ST</td> <td></td>	RPI39	_		7	I	ST	
RPI41           9         I         ST           RPI42          64         79         I         ST           RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C2 Data Input/Output.           SDA2         31         53         59         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SOSCI         47         59         73         I         ANA         Secondary Oscillator/Timer1 Clock Input.           SOSCO         48         60         74         O         ANA         Secondary Oscillator/Timer1 Clock Input.           TICK         27         33         38         I         ST         JTAG Test Clock/Programming Clock Input.           TDI         <	RPI40	_	5	8	I	ST	
RPI42          64         79         I         ST           RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SCL3         2         2         4         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SDA2         31         53         59         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SOSCI         47         59         73         I         ANA         Secondary Oscillator/Timer1 Clock Input.           SOSCO         48         60         74         O         ANA         Secondary Oscillator/Timer1 Clock Input.           TICK         27         33         38         I         ST         JTAG Test Data/Programming Clock	RPI41	_		9	I	ST	
RPI43          37         47         I         ST           RTCC         42         54         68         O          Real-Time Clock Alarm/Seconds Pulse Output.           SCL1         44         56         66         I/O         I <sup>2</sup> C         I2C1 Synchronous Serial Clock Input/Output.           SCL2         32         52         58         I/O         I <sup>2</sup> C         I2C2 Synchronous Serial Clock Input/Output.           SCL3         2         2         4         I/O         I <sup>2</sup> C         I2C3 Synchronous Serial Clock Input/Output.           SDA1         43         55         67         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SDA2         31         53         59         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SDA3         3         3         5         I/O         I <sup>2</sup> C         I2C3 Data Input/Output.           SOSC0         48         60         74         O         ANA         Secondary Oscillator/Timer1 Clock Input.           TICK         48         60         74         I         ST         Timer1 Clock.           TDI         28         34         60         I         ST         JTAG Test Data/Prog	RPI42	_	64	79	I	ST	
RTCC4254680Real-Time Clock Alarm/Seconds Pulse Output.SCL1445666I/OI²CI2C1 Synchronous Serial Clock Input/Output.SCL2325258I/OI²CI2C2 Synchronous Serial Clock Input/Output.SCL3224I/OI²CI2C3 Synchronous Serial Clock Input/Output.SDA1435567I/OI²CI2C3 Synchronous Serial Clock Input/Output.SDA2315359I/OI²CI2C2 Data Input/Output.SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.TICK486074ISTTimer1 Clock.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461OJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621OUSB Output Enable Control (for external transceiver).	RPI43	—	37	47	I	ST	
SCL1445666I/OI²CI2C1 Synchronous Serial Clock Input/Output.SCL2325258I/OI²CI2C2 Synchronous Serial Clock Input/Output.SCL3224I/OI²CI2C3 Synchronous Serial Clock Input/Output.SDA1435567I/OI²CI2C3 Synchronous Serial Clock Input/Output.SDA2315359I/OI²CI2C3 Data Input/Output.SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.TICK486074ISTTimer1 Clock.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	RTCC	42	54	68	0	_	Real-Time Clock Alarm/Seconds Pulse Output.
SCL2325258I/O $I^2C$ I2C2 Synchronous Serial Clock Input/Output.SCL3224I/O $I^2C$ I2C3 Synchronous Serial Clock Input/Output.SDA1435567I/O $I^2C$ I2C1 Data Input/Output.SDA2315359I/O $I^2C$ I2C2 Data Input/Output.SDA3335I/O $I^2C$ I2C3 Data Input/Output.SOSCI475973IANASOSCO486074OANASOSCO486074ISTTICK273338ISTTDI283460ISTJTAG Test Data Output.TDO241461O—JTAG Test Mode Select Input.USBID334151ISTUSBOEN121621O—USB Output Enable Control (for external transceiver).	SCL1	44	56	66	I/O	l <sup>2</sup> C	I2C1 Synchronous Serial Clock Input/Output.
SCL3224I/OI²CI2C3 Synchronous Serial Clock Input/Output.SDA1435567I/OI²CI2C1 Data Input/Output.SDA2315359I/OI²CI2C2 Data Input/Output.SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SCL2	32	52	58	I/O	l <sup>2</sup> C	I2C2 Synchronous Serial Clock Input/Output.
SDA1435567I/OI²CI2C1 Data Input/Output.SDA2315359I/OI²CI2C2 Data Input/Output.SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SCL3	2	2	4	I/O	l <sup>2</sup> C	I2C3 Synchronous Serial Clock Input/Output.
SDA2315359I/OI²CI2C2 Data Input/Output.SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SDA1	43	55	67	I/O	l <sup>2</sup> C	I2C1 Data Input/Output.
SDA3335I/OI²CI2C3 Data Input/Output.SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SDA2	31	53	59	I/O	l <sup>2</sup> C	I2C2 Data Input/Output.
SOSCI475973IANASecondary Oscillator/Timer1 Clock Input.SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SDA3	3	3	5	I/O	l <sup>2</sup> C	I2C3 Data Input/Output.
SOSCO486074OANASecondary Oscillator/Timer1 Clock Output.T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.
T1CK486074ISTTimer1 Clock.TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.
TCK273338ISTJTAG Test Clock/Programming Clock Input.TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	T1CK	48	60	74	I	ST	Timer1 Clock.
TDI283460ISTJTAG Test Data/Programming Data Input.TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	ТСК	27	33	38	I	ST	JTAG Test Clock/Programming Clock Input.
TDO241461O—JTAG Test Data Output.TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	TDI	28	34	60	I	ST	JTAG Test Data/Programming Data Input.
TMS231317ISTJTAG Test Mode Select Input.USBID334151ISTUSB OTG ID (OTG mode only).USBOEN121621O—USB Output Enable Control (for external transceiver).	TDO	24	14	61	0	_	JTAG Test Data Output.
USBID         33         41         51         I         ST         USB OTG ID (OTG mode only).           USBOEN         12         16         21         O         —         USB Output Enable Control (for external transceiver).	TMS	23	13	17	I	ST	JTAG Test Mode Select Input.
USBOEN 12 16 21 O — USB Output Enable Control (for external transceiver).	USBID	33	41	51	I	ST	USB OTG ID (OTG mode only).
	USBOEN	12	16	21	0		USB Output Enable Control (for external transceiver).

### TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$  input buffer

### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

### 4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

### 4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ256GB110 family devices, the top three words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ256GB110 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 26.1** "Configuration Bits".

TABLE 4-1:	FLASH CONFIGURATION
	WORDS FOR
	PIC24FJ256GB110 FAMILY
	DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ64GB	22,016	00ABFAh: 00ABFEh
PIC24FJ128GB	44,032	0157FAh: 0157FEh
PIC24FJ192GB	67,072	020BFAh: 020BFEh
PIC24FJ256GB	87,552	02ABFAh: 02ABFEh

### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION



#### TABLE 4-7: INPUT CAPTURE REGISTER MAP 1

0
2009
Microchip
Technology
Inc.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0			_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	—	—	—	_	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Cap	ture 1 Buffe	er Register							0000
IC1TMR	0146								Timer	Value 1 Re	egister							xxxx
IC2CON1	0148	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	—	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Cap	ture 2 Buffe	er Register							0000
IC2TMR	014E								Timer	Value 2 Re	egister							xxxx
IC3CON1	0150	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Cap	ture 3 Buffe	er Register							0000
IC3TMR	0156																	xxxx
IC4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	—	—	—	_	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C		Input Capture 4 Buffer Register															0000
IC4TMR	015E		Timer Value 4 Register															xxxx
IC5CON1	0160	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	—	—	_	_	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164								Input Cap	ture 5 Buffe	er Register							0000
IC5TMR	0166								Timer	Value 5 R	egister							xxxx
IC6CON1	0168	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C								Input Cap	ture 6 Buffe	er Register							0000
IC6TMR	016E								Timer	Value 6 Re	egister							xxxx
IC7CON1	0170	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	_	—	—	—	_	_	—	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174								Input Cap	ture 7 Buffe	er Register							0000
IC7TMR	0176								Timer	Value 7 R	egister							xxxx
IC8CON1	0178	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8CON2	017A	_	_	_	_	_	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8BUF	017C								Input Cap	ture 8 Buffe	er Register							0000
IC8TMR	017E								Timer	Value 8 R	egister							xxxx
IC9CON1	0180	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC9CON2	0182	IC32 ICTRIG TRIGSTAT - SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 0001													000D			
IC9BUF	0184								Input Cap	ture 9 Buffe	er Register							0000
IC9TMR	0186								Timer	Value 9 R	egister							xxxx
Legend:	— = ı	unimplemer	nted, read a	s '0'. Reset	values are	shown in he	xadecimal.											

DS39897C-page 47

### TABLE 4-10: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	-	_	_	-	-	_	_				Trar	nsmit Regis	ter				xxxx
U1RXREG	0226	_	_	_	_	_	_	_				Rec	eive Regist	er				0000
U1BRG	0228							Baud R	ate Genera	tor Prescaler	Register							0000
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_				Trar	nsmit Regis	ter				xxxx
U2RXREG	0236	_	_	-	-	-	_	_	- Receive Register 00									
U2BRG	0238							Baud R	ate Genera	tor Prescaler	Register							0000
U3MODE	0250	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U3TXREG	0254	—	—	—	_	_	_	_				Trar	nsmit Regis	ter				xxxx
<b>U3RXREG</b>	0256	—	—	—	_	_	_	_				Rec	eive Regist	ter				0000
U3BRG	0258							Baud R	ate Genera	tor Prescaler	Register							0000
U4MODE	02B0	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U4TXREG	02B4	—	—	—	—	_	—	—				Trar	nsmit Regis	ter				xxxx
U4RXREG	02B6	_	_	_	_	_	_					Rec	eive Regist	er				0000
U4BRG	02B8							Baud R	ate Genera	tor Prescaler	Register							0000
Logondi		implomente	d road oo '(	' Booot valu	ion are ab	own in how	adaaimal											

d. read as 0. Reset values are snown in nexadecimal

### TABLE 4-11: SPI REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248							Tra	ansmit and F	Receive Bu	ffer							0000
SPI2STAT	0260	SPIEN		SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_		—	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL			_	_	_	_	_	_	_		_	SPIFE	SPIBEN	0000
SPI2BUF	0268							Tra	ansmit and F	Receive Bu	ffer							0000
SPI3STAT	0280	SPIEN		SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI3CON1	0282	_		_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI3CON2	0284	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_		_	_	_	_	SPIFE	SPIBEN	0000
SPI3BUF	0288							Tra	ansmit and I	Receive Bu	ffer							0000
Legend:	— = un	implemente	d, read as '	0'. Reset va	alues are sh	nown in hex	adecimal.											

© 2009 Microchip Technology Inc.

## TABLE 4-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm	Value Registe	r Window Bas	ed on ALR	MPTR<1:0	>						xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	Value Regist	er Window Ba	sed on RT	CPTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	xxxx
Lawawala					aliza a a a a a la a		la alma al											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-25: COMPARATORS REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	_	_	—		C3EVT	C2EVT	C1EVT	_	—	-	—	—	C3OUT	C2OUT	C10UT	0000
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CEN	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM2CON	0636	CEN	COE	CPOL	_	_	—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM3CON	0638	CEN	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-26: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	—	-	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0	0040
CRCXOR	0642	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
CRCDAT	0644		CRC Data Input Register 000													0000		
CRCWDAT	0646	CRC Result Register 0000													0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
DAMO		DAMA		DAMA		DAMO	
		R/W-U	0-0				
bit 7	OCZIL	IUZIL			OCTIL	ICTL	bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	014/2
-n = value at	PUR	I = DILIS SEL			areu		own
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	AD1IE: A/D C	Conversion Cor	nplete Interrup	t Enable bit			
	1 = Interrupt r	equest enable	d abled				
bit 12	U1TXIE: UAR	RT1 Transmitte	r Interrupt Enal	ole bit			
	1 = Interrupt r	equest enable	d				
h:+ 44	0 = Interrupt r	equest not ena	abled	. <b>L</b> .:4			
DICTI	1 = Interrupt r	request enable	d				
	0 = Interrupt r	equest not ena	abled				
bit 10	SPI1IE: SPI1	Transfer Com	olete Interrupt E	Enable bit			
	1 = Interrupt r 0 = Interrupt r	equest enable request not ena	abled				
bit 9	SPF1IE: SPI1	Fault Interrup	t Enable bit				
	1 = Interrupt r	equest enable	d				
bit 8	T3IF: Timer3	Interrupt Enab	le bit				
bit o	1 = Interrupt r	equest enable	d				
	0 = Interrupt r	equest not ena	abled				
bit /	1 = Interrupt r	Interrupt Enab	le bit d				
	0 = Interrupt r	request not ena	abled				
bit 6	OC2IE: Outpu	ut Compare Ch	annel 2 Interru	pt Enable bit			
	1 = Interrupt r 0 = Interrupt r	equest enable	d abled				
bit 5	IC2IE: Input C	Capture Chann	el 2 Interrupt E	nable bit			
	1 = Interrupt r	equest enable	d				
hit 4	0 = Interrupt r	equest not ena	n'				
bit 3	T1IE: Timer1	Interrupt Fnab	le bit				
	1 = Interrupt r	equest enable	d				
1.1.0	0 = Interrupt r	equest not ena	abled				
DIT 2	1 = Interrupt r	ut Compare Ch request enable	annei 1 Interru d	pt Enable bit			
	0 = Interrupt r	equest not ena	abled				
bit 1	IC1IE: Input C	Capture Chann	el 1 Interrupt E	nable bit			
	⊥ = Interrupt r 0 = Interrupt r	equest enable request not ena	u abled				
bit 0	INTOIE: Exter	nal Interrupt 0	Enable bit				
	1 = Interrupt r	equest enable	d In India				
	0 = Interrupt r	equest not ena	abled				

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	_	_		—	_
bit 15	-						bit 8
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
_	INT4IE <sup>(1)</sup>	INT3IE <sup>(1)</sup>	—	_	MI2C2IE	SI2C2IE	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	כי				
bit 14	RTCIE: Real-	Time Clock/Ca	lendar Interrup	t Enable bit			
	1 = Interrupt r 0 = Interrupt r	equest enabled equest not ena	d Ibled				
bit 13-7	Unimplemen	ted: Read as '	)'				
bit 6	INT4IE: Exter 1 = Interrupt r 0 = Interrupt r	nal Interrupt 4 equest enabled equest not ena	Enable bit <sup>(1)</sup> d bled				
bit 5	INT3IE: Exter 1 = Interrupt r 0 = Interrupt r	nal Interrupt 3 equest enabled equest not ena	Enable bit <sup>(1)</sup> d bled				
bit 4-3	Unimplemen	ted: Read as '	י'				
bit 2	MI2C2IE: Mas	ster I2C2 Even	t Interrupt Ena	ble bit			
	1 = Interrupt r 0 = Interrupt r	equest enabled equest not ena	d Ibled				
bit 1	SI2C2IE: Slav	ve I2C2 Event I	nterrupt Enabl	e bit			
	1 = Interrupt r 0 = Interrupt r	equest enableorequest not ena	d Ibled				
bit 0	Unimplemen	ted: Read as '	כי				
Note 1: If pi	an external inte n. See <b>Section</b>	rrupt is enabled 10.4 "Periphe	d, the interrupt ral Pin Select	input must also " for more infor	be configured mation.	to an available	RPn or RPIn

### REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

### REGISTER 10-31: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP19R<5:0>:** RP19 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin, RP19 (see Table 10-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP18R<5:0>:** RP18 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP18 (see Table 10-3 for peripheral function numbers)

### REGISTER 10-32: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP21R<5:0>:** RP21 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP21 (see Table 10-3 for peripheral function numbers)bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP20R<5:0>:** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table 10-3 for peripheral function numbers)

# 17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

## 17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

# 17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

### 17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

# 17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

# 17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support) and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

### 17.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IRDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

# 17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

### REGISTER 18-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	DTS <sup>(1)</sup>	0	0	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BC7   | BC6   | BC5   | BC4   | BC3   | BC2   | BC1   | BC0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UOWN: USB Own bit
	0 = The microcontroller core owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD.
bit 14	DTS: Data Toggle Packet bit <sup>(1)</sup>
	1 = Data 1 packet 0 = Data 0 packet
bit 13-12	Reserved Function: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	<ul> <li>1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored</li> <li>0 = No data toggle synchronization is performed</li> </ul>
bit 10	BSTALL: Buffer Stall Enable bit
	<ul> <li>1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake</li> <li>0 = Buffer STALL disabled</li> </ul>
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.
Note 1:	This bit is ignored unless DTSEN = 1.

### REGISTER 19-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CS2	CS1			ADDR	<13:8>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ADD	)R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	x = Bit is unkr	nown			
bit 15	CS2: Chip S	Select 2 bit						
	1 = Chip se	lect 2 is active						

- 0 = Chip select 2 is inactive
   bit 14
   CS1: Chip Select 1 bit
   1 = Chip select 1 is active
   0 = Chip select 1 is inactive
- bit 13-0 ADDR<13:0>: Parallel Port Destination Address bits

### REGISTER 19-4: PMAEN: PARALLEL PORT ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN11 PTEN10		PTEN8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN3 PTEN2		PTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	PTEN<15:14>: PMCSx Strobe Enable bit
	<ul> <li>1 = PMA15 and PMA14 function as either PMA&lt;15:14&gt; or PMCS2 and PMCS1</li> <li>0 = PMA15 and PMA14 function as port I/O</li> </ul>
bit 13-2	PTEN<13:2>: PMP Address Port Enable bits
	<ul><li>1 = PMA&lt;13:2&gt; function as PMP address lines</li><li>0 = PMA&lt;13:2&gt; function as port I/O</li></ul>
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads functions as port I/O</li> </ul>

# REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

bit 7-0 CAL<7:0>: RTC Drift Calibration bits

...

01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute

... 00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment

111111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute

10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
  - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

### REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0
—	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL <sup>(1)</sup>	PMPTTL
bit 7		•					bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unknown				
<u>-</u>							

bit 15-2	Unimplemented: Read as '0'
bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	1 = RTCC seconds clock is selected for the RTCC pin
hit 0	<b>DMDTTI :</b> DMD Modulo TTI Input Puffer Select bit
DILU	
	<ul> <li>1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers</li> <li>0 = PMP module inputs use Schmitt Trigger input buffers</li> </ul>

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

## 21.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

### REGISTER 21-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7, or 16 when PLEN<3:0> $\leq$ 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full 0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	<ul><li>1 = FIFO is empty</li><li>0 = FIFO is not empty</li></ul>
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = CRC serial shifter turned off
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

### REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 **WDTPS<3:0>:** Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

**Note 1:** The JTAGEN bit can only be modified using In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>). It cannot be modified while programming the device through the JTAG interface.

NOTES:

# 27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
-	Vol	Output Low Voltage					
DO10		I/O Ports	_	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V
	Vон	Output High Voltage					
DO20		I/O Ports	3.0	—	—	V	Iон = -3.0 mA, VDD = 3.6V
			2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V
			1.65	—	—	V	IOH = -1.0 mA, VDD = 2.0V
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2.0V
DO26		OSC2/CLKO	2.4	—	—	V	ІОН = -6.0 mA, VDD = 3.6V
			1.4	—	_	V	IOH = -3.0 mA, VDD = 2.0V

### TABLE 29-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 29-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Cond (unless otherwise stated) Operating temperature -				ditions: 2.0V to 3.6V ) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended	
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions	
D130	Eр	Cell Endurance	10000	—		E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	Vmin	_	3.6	V	VMIN = Minimum operating voltage	
	VPEW	Supply Voltage for Self-Timed Writes						
D132A		VDDCORE	2.25	—	3.6	V		
D132B		Vdd	2.35	—	3.6	V		
D133A	Tiw	Self-Timed Write Cycle Time		3		ms		
D133B	TIE	Self-Timed Page Erase Time	40	_		ms		
D134	TRETD	Characteristic Retention	20		_	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	_	7	_	mA		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

# 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	MIN	NOM	MAX		
Contact Pitch	E		0.50 BSC		
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A