

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI


Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb110t-i-pf


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Diagram (80-Pin TQFP)







TQFF           AN0         1           AN1         1           AN2         1           AN3         1           AN4         1           AN5         1           AN6         1           AN8         2           AN9         2           AN10         2           AN12         2	Image: Pipe of the	80-Pin TQFP           20           19           18           17           16           15           21	100-Pin TQFP 25 24 23 22 21 20	1/O	Input Buffer ANA ANA ANA	Description A/D Analog Inputs.
AN1         1           AN2         1           AN3         1           AN3         1           AN4         1           AN5         1           AN6         1           AN6         1           AN8         2           AN9         2           AN10         2           AN12         2	15       14       13       12       11       17       18	19 18 17 16 15	24 23 22 21	l	ANA	A/D Analog Inputs.
AN2         1           AN3         1           AN4         1           AN5         1           AN6         1           AN7         1           AN8         2           AN9         2           AN10         2           AN12         2	14       13       12       11       17       18	18 17 16 15	23 22 21	I		
AN3       1         AN4       1         AN5       1         AN6       1         AN7       1         AN8       2         AN9       2         AN10       2         AN12       2	13       12       11       17       18	17 16 15	22 21		ANA	
AN4         1           AN5         1           AN6         1           AN7         1           AN8         2           AN9         2           AN10         2           AN12         2	12 11 17 18	16 15	21	I		
AN5         1           AN6         1           AN7         1           AN8         2           AN9         2           AN10         2           AN11         2           AN12         2	11 17 18	15			ANA	
AN6         1           AN7         1           AN8         2           AN9         2           AN10         2           AN11         2           AN12         2	17 18		20	1	ANA	
AN7         1           AN8         2           AN9         2           AN10         2           AN11         2           AN12         2	18	21	20	I	ANA	
AN8         22           AN9         2           AN10         2           AN11         2           AN12         2			26	I	ANA	
AN9         2           AN10         2           AN11         2           AN12         2	21	22	27	I	ANA	
AN10 2 AN11 2 AN12 2	- ·	27	32	I	ANA	
AN11 2 AN12 2	22	28	33	I	ANA	
AN12 2	23	29	34	I	ANA	
	24	30	35	I	ANA	
AN13	27	33	41	I	ANA	
2 2	28	34	42	I	ANA	
AN14 2	29	35	43	I	ANA	
AN15 3	30	36	44	I	ANA	
AVDD 1	19	25	30	Р	—	Positive Supply for Analog modules.
AVss 2	20	26	31	Р	_	Ground Reference for Analog modules.
C1INA 1	11	15	20	I	ANA	Comparator 1 Input A.
C1INB 1	12	16	21	I	ANA	Comparator 1 Input B.
C1INC	5	7	11	I	ANA	Comparator 1 Input C.
C1IND	4	6	10	I	ANA	Comparator 1 Input D.
C2INA 1	13	17	22	I	ANA	Comparator 2 Input A.
C2INB 1	14	18	23	I	ANA	Comparator 2 Input B.
C2INC	8	10	14	I	ANA	Comparator 2 Input C.
C2IND	6	8	12	I	ANA	Comparator 2 Input D.
C3INA 5	55	69	84	I	ANA	Comparator 3 Input A.
C3INB 5	54	68	83	I	ANA	Comparator 3 Input B.
C3INC 4	48	60	74	I	ANA	Comparator 3 Input C.
C3IND 4	47	59	73	I	ANA	Comparator 3 Input D.
CLKI 3		49	63	I	ANA	Main Clock Input Connection.
CLKO 4	39	50				

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$  input buffer

#### REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

U2TXIE				R/W-0		R/W-0	U-0
	U2RXIE	INT2IE <sup>(1)</sup>	T5IE	T4IE	OC4IE	OC3IE	_
bit 15	·	·			·		bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE <sup>(1)</sup>	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit (
Legend:							
R = Readab	le hit	W = Writable I	hit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	1 = Interrupt	RT2 Transmitter request enablec request not ena	1	ole bit			
bit 14	1 = Interrupt	RT2 Receiver Ir request enabled request not ena	1	e bit			
bit 13	INT2IE: Extend 1 = Interrupt	rnal Interrupt 2 l request enabled	Enable bit <sup>(1)</sup> I				
bit 12	<b>T5IE:</b> Timer5 1 = Interrupt	request not ena Interrupt Enabl request enablec request not ena	e bit I				
bit 11	<b>T4IE:</b> Timer4 1 = Interrupt	Interrupt Enable request enable request not ena	e bit I				
bit 10	<b>OC4IE:</b> Outp 1 = Interrupt	ut Compare Char request enabled request not ena	annel 4 Interru I	pt Enable bit			
bit 9	<b>OC3IE:</b> Outp 1 = Interrupt	ut Compare Char request enabled request not ena	annel 3 Interru I	pt Enable bit			
bit 8	-	ted: Read as '0					
bit 7	1 = Interrupt	Capture Channe request enableo request not ena	1	nable bit			
bit 6	IC7IE: Input ( 1 = Interrupt	Capture Channe request enabled request not ena	el 7 Interrupt E I	nable bit			
bit 5	-	ted: Read as 'o					
bit 4	1 = Interrupt	rnal Interrupt 1 l request enableo request not ena	ł				
bit 3	<b>CNIE:</b> Input 0 1 = Interrupt	Change Notifica request enabled request not ena	tion Interrupt E I	Enable bit			
bit 2	<b>CMIE:</b> Comp 1 = Interrupt	arator Interrupt request enabled request not ena	Enable bit I				

**Note 1:** If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE
 oit 15		ICAIE	OCALE	SPISIE	SPFSIE	U41XIE	1
511 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIE	USB1IE	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	_
bit 7				•	•		bit
Legend:	1.1.1						
R = Readat		W = Writable		•	nented bit, read		
-n = Value a	al POR	'1' = Bit is set		'0' = Bit is clea	areo	x = Bit is unkr	IOWN
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	IC9IE: Input (	Capture Chann	el 9 Interrupt E	nable bit			
	1 = Interrupt	request enable	d				
		request not ena					
bit 12		ut Compare Ch		ipt Enable bit			
		request enable request not ena					
bit 11		Event Interrup					
		request enable					
		request not ena					
bit 10	-	3 Fault Interrup					
		request enable					
		request not ena					
bit 9	U4TXIE: UAF	RT4 Transmitte	r Interrupt Ena	ble bit			
		request enable					
	-	request not ena					
bit 8		RT4 Receiver li		e bit			
		request enable request not ena					
bit 7		RT4 Error Inter					
Sit 7		request enable	•				
		request not ena					
bit 6	USB1IE: USE	B1 (USB OTG)	Interrupt Enab	le bit			
		request enable					
	•	request not ena					
bit 5		ster I2C3 Even		ble bit			
		request enable request not ena					
bit 4		ve I2C3 Event		e hit			
on i		request enable		o bit			
	•	request not ena					
bit 3	U3TXIE: UAF	RT3 Transmitte	r Interrupt Enal	ble bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 2		RT3 Receiver I		e bit			
	•	request enable					
hit 1	-	request not ena					
bit 1		RT3 Error Inter request enable					
		request enable					
bit 0		ited: Read as '					
			-				

### REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

## REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '0	)'				
bit 14-12	-	Fimer1 Interrupt					
		ipt is priority 7 (h	-	y interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is disa	abled				
bit 11	Unimplemer	nted: Read as 'o	)'				
bit 10-8	OC1IP<2:0>	: Output Compa	re Channel 1	Interrupt Priorit	y bits		
	111 = Interru	int is priority 7 (h	iale a stradia dit				
			lignest priorit	y interrupt)			
	•	ipe io priority i (i	lignest priorit	y interrupt)			
	• •		ngnest priorit	y interrupt)			
	• • 001 = Interru	pt is priority 1		y interrupt)			
bit 7	• • 001 = Interru 000 = Interru	ipt is priority 1 ipt source is disa	abled	y interrupt)			
	• • 001 = Interru 000 = Interru Unimplemer	ipt is priority 1 ipt source is disa <b>ited:</b> Read as '0	abled		e		
	• • 001 = Interru 000 = Interru Unimplemer IC1IP<2:0>:	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C	abled )' hannel 1 Inte	rrupt Priority bit	S		
	• • 001 = Interru 000 = Interru Unimplemer IC1IP<2:0>:	ipt is priority 1 ipt source is disa <b>ited:</b> Read as '0	abled )' hannel 1 Inte	rrupt Priority bit	s		
	• • 001 = Interru 000 = Interru Unimplemer IC1IP<2:0>:	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C	abled )' hannel 1 Inte	rrupt Priority bit	S		
	• • • • • • • • • • • • • •	upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h	abled )' hannel 1 Inte	rrupt Priority bit	S		
	• • • • • • • • • • • • • •	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C	abled )' hannel 1 Inte highest priorit	rrupt Priority bit	s		
bit 6-4	• • • • • • • • • • • • • •	upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h	abled hannel 1 Inte nighest priorit	rrupt Priority bit	S		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is disa nted: Read as 'C Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa	abled )' hannel 1 Inte nighest priorit	rrupt Priority bit y interrupt)	S		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	abled hannel 1 Inte highest priorit abled	rrupt Priority bit y interrupt) bits	S		
bit 6-4 bit 3	• • • • • • • • • • • • • •	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C ipt is priority 7 (h ipt is priority 1 ipt source is disa nted: Read as '0 : External Intern	abled hannel 1 Inte highest priorit abled	rrupt Priority bit y interrupt) bits	S		
bit 7 bit 6-4 bit 3 bit 2-0	• • • • • • • • • • • • • •	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C ipt is priority 7 (h ipt is priority 1 ipt source is disa nted: Read as '0 : External Intern	abled hannel 1 Inte highest priorit abled	rrupt Priority bit y interrupt) bits	s		
bit 6-4 bit 3	• • • • • • • • • • • • • •	ipt is priority 1 ipt source is disa nted: Read as '0 Input Capture C ipt is priority 7 (h ipt is priority 1 ipt source is disa nted: Read as '0 : External Intern	abled hannel 1 Inte highest priorit abled	rrupt Priority bit y interrupt) bits	S		

## **10.3** Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ256GB110 family of devices to generate interrupt requests to the processor in response to a Change-Of-State (COS) on selected input pins. This feature is capable of detecting input Change-Of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 81 external inputs that may be selected (enabled) for generating an interrupt request on a Change-Of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

## 10.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.


### 10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GB110 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-4 for a summary of pinout options in each package offering.

NOTES:



#### FIGURE 14-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

#### 14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1.

#### EQUATION 14-1: CALCULATING THE PWM PERIOD<sup>(1)</sup>

PWM Period =  $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ 

where: PWM Frequency = 1/[PWM Period]

- **Note 1:** Based on TCY = TOSC \* 2, Doze mode and PLL are disabled.
- Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

#### 14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

#### REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits

11111 = This OC module<sup>(1)</sup> 11110 = Input Capture 9<sup>(2)</sup> 11101 = Input Capture 6<sup>(2)</sup> 11100 = CTMU<sup>(2)</sup> 11011 = A/D<sup>(2)</sup> 11010 = Comparator 3<sup>(2)</sup> 11001 = Comparator 2<sup>(2)</sup> 11000 = Comparator 1<sup>(2)</sup> 10111 = Input Capture 4<sup>(2)</sup> 10110 = Input Capture 3<sup>(2)</sup> 10101 = Input Capture 2<sup>(2)</sup> 10100 = Input Capture 1<sup>(2)</sup> 10011 = Input Capture 8<sup>(2)</sup> 10010 = Input Capture 7<sup>(2)</sup> 1000x = reserved 01111 = Timer 5 01110 = Timer 4 01101 = Timer 3 01100 = Timer 2 01011 = Timer 1 01010 = Input Capture 5<sup>(2)</sup> 01001 = Output Compare 9<sup>(1)</sup> 01000 = Output Compare 8<sup>(1)</sup> 00111 = Output Compare 7<sup>(1)</sup> 00110 = Output Compare 6<sup>(1)</sup> 00101 = Output Compare 5<sup>(1)</sup> 00100 = Output Compare 4<sup>(1)</sup> 00011 = Output Compare 3<sup>(1)</sup> 00010 = Output Compare 2<sup>(1)</sup> 00001 = Output Compare 1<sup>(1)</sup> 00000 = Not synchronized to any other module

- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
  - **2:** Use these inputs as trigger sources only and never as sync sources.

### REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC		
ACKSTAT	TRSTAT	—	_		BCL	GCSTAT	ADD10		
bit 15	•	•					bit 8		
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF		
bit 7		bi							
Legend:		C = Clearal	ole bit	HS = Hardwar	e Settable bit	HSC = Hardware S	ettable/Clearable bit		
R = Reada	ble bit	W = Writab	ole bit	U = Unimplem	nented bit, read	1 as '0'			
-n = Value	at POR	'1' = Bit is :	set	'0' = Bit is clea	ared	x = Bit is unknown			
bit 15 bit 14	1 = NACK 0 = ACK w Hardware s TRSTAT: T (When ope 1 = Master	was detecte as detected set or clear a ransmit Stat rating as I <sup>2</sup> 0 transmit is i	last at end of Ackr us bit	blicable to mast blits + ACK)	er transmit ope	eration.)			
	Hardware	set at beginr	ning of master		Hardware clea	ar at end of slave Ac	knowledge.		
bit 13-11 bit 10	-	ented: Rea	sion Detect bi	:+					
bit 10	1 = A bus o 0 = No coll	collision has ision		ed during a mag	ster operation				
bit 9	1 = Genera 0 = Genera	al call addres	ss was receiv ss was not re	ceived	address. Hardv	vare clear at Stop de	etection.		
bit 8	1 = 10-bit a 0 = 10-bit a		matched not matched		bit address. Ha	irdware clear at Stop	o detection.		
bit 7	1 = An atte 0 = No coll	ision	the I2CxTRN			<sup>2</sup> C module is busy red by software).			
bit 6	12COV: Re 1 = A byte 0 = No ove	ceive Overfl was receive rflow	ow Flag bit d while the I2	CxRCV registe	er is still holding	g the previous byte			
bit 5	<ul> <li>0 = No overflow</li> <li>Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).</li> <li>D/A: Data/Address bit (when operating as I<sup>2</sup>C slave)</li> <li>1 = Indicates that the last byte received was data</li> <li>0 = Indicates that the last byte received was device address</li> <li>Hardware clear at device address match. Hardware set by after transmission finishes, or by reception of slave byte.</li> </ul>								

### REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV <sup>(1)</sup>	UTXISEL0	_	UTXBRK	UTXEN <sup>(2)</sup>	UTXBF	TRMT
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0
Legend:		C = Clearable b			are Clearable bi		
R = Readable		W = Writable bi	t	-	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15,13 bit 14	<ul> <li>11 = Reserve</li> <li>10 = Interrup the tran</li> <li>01 = Interrup operation</li> <li>00 = Interrup least on</li> <li>UTXINV: IrDA</li> </ul>	>: Transmission ed; do not use of when a charac smit buffer beco of when the last ons are complete of when a charac he character ope ® Encoder Trans	cter is transf mes empty t character ed ter is transfe n in the tran	erred to the Tra is shifted out o erred to the Trar smit buffer)	nsmit Shift Reg of the Transmi	t Shift Registe	er; all transmit
	<u>IREN = 0:</u> 1 = UxTX Idle 0 = UxTX Idle <u>IREN = 1:</u> 1 = UxTX Idle 0 = UxTX Idle	'1' '1'					
bit 12	Unimplement	ted: Read as '0'					
bit 11		insmit Break bit					
	cleared b	nc Break on next y hardware upor ak transmission	n completior	1 · · ·	lowed by twelve	e '0' bits, follow	ed by Stop bit;
bit 10	UTXEN: Trans	smit Enable bit <sup>(2</sup>	)				
	0 = Transmit d	enabled, UxTX p lisabled, any pene	ding transmis	ssion is aborted a	and buffer is rese	et. UxTX pin co	ntrolled by port.
bit 9		smit Buffer Full S	Status bit (re	ad-only)			
	1 = Transmit 0 = Transmit	buffer is full buffer is not full,	at least one	more characte	r can be written		
bit 8	1 = Transmit	nit Shift Register Shift Register is Shift Register is	empty and ti	ransmit buffer is			nas completed)
bit 7-6	URXISEL<1:0	>: Receive Inter	rupt Mode S	Selection bits			
	10 = Interrup 0x = Interrup	t is set on RSR t is set on RSR t is set when any buffer has one	transfer, ma v character is	king the receive s received and tr	buffer 3/4 full (	i.e., has 3 data	characters)
	lue of bit only a	ffects the transm	nit properties	s of the module	when the IrDA	encoder is ena	bled

(IREN = 1).2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin.

See Section 10.4 "Peripheral Pin Select" for more information.

### 18.7.2 USB INTERRUPT REGISTERS

#### REGISTER 18-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	_	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	IDIF: ID State Change Indicator bit
	1 = Change in ID state detected
	0 = No ID state change
bit 6	T1MSECIF: 1 Millisecond Timer bit
	1 = The 1 millisecond timer has expired
	0 = The 1 millisecond timer has not expired
bit 5	LSTATEIF: Line State Stable Indicator bit
	1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms, but different from last time
	0 = USB line state has not been stable for 1 ms
bit 4	ACTVIF: Bus Activity Indicator bit
	1 = Activity on the D+/D- lines or VBUS detected
	0 = No activity on the D+/D- lines or VBUS detected
bit 3	SESVDIF: Session Valid Change Indicator bit
	1 = VBUS has crossed VA_SESS_END (as defined in the USB OTG Specification) <sup>(1)</sup>
	0 = VBUS has not crossed VA_SESS_END
bit 2	SESENDIF: B-Device VBUS Change Indicator bit
	1 = VBUS change on B-device detected; VBUS has crossed VB_SESS_END (as defined in the USB OTG Specification) <sup>(1)</sup>
	0 = VBUS has not crossed VA_SESS_END
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVDIF A-Device VBUS Change Indicator bit
	1 = VBUS change on A-device detected; VBUS has crossed VA_VBUS_VLD (as defined in the USB OTG Specification) <sup>(1)</sup>
	0 = No VBUS change on A-device detected
Note 1:	VBUS threshold crossings may be either rising or falling.

**Note:** Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

### REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15 bit 8							

R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7				•	•		bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	<ul> <li>1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode</li> </ul>
	0 = A STALL handshake has not been sent
bit 6	Unimplemented: Read as '0'
bit 5	RESUMEIF: Resume Interrupt bit
	<ul> <li>1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed)</li> <li>0 = No K state shape and</li> </ul>
	0 = No K-state observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	<ul> <li>1 = Idle condition detected (constant Idle state of 3 ms or more)</li> <li>0 = No Idle condition detected</li> </ul>
bit 3	TRNIF: Token Processing Complete Interrupt bit
	<ul> <li>1 = Processing of current token is complete; read U1STAT register for endpoint information</li> <li>0 = Processing of current token not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance)</li> </ul>
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit
	<ul> <li>1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host</li> </ul>
	0 = No Start-Of-Frame token received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit (read-only)
	<ul> <li>1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit</li> </ul>
	0 = No unmasked error condition has occurred
bit 0	URSTIF: USB Reset Interrupt bit
	<ul> <li>1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted</li> </ul>
	0 = No USB Reset has occurred. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise oper-
	ations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

#### 18.7.4 USB VBUS POWER CONTROL REGISTER

### REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
PWMEN	_	_	_	_	_	PWMPOL	CNTEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	
bit 7		· · · · · · · · · · · · · · · · · · ·					bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	PWMEN: PW						
	1 = PWM gei	nerator is enabl		old in Rosot st	to opposified b		
	0 = PWM ger	nerator is disabl	ed, output is r		ale specified b	Y F WIVIFUL	
bit 14-10	•	nerator is disabl ted: Read as '0			ale specilled b	Y F WINFOL	
bit 14-10 bit 9	Unimplemen				ate specified b	y F WWFOL	

- bit 8 CNTEN: PWM Counter Enable bit
  - 1 = Counter is enabled
  - 0 = Counter is disabled
- bit 7-0 Unimplemented: Read as '0'

		-		
	MILLIM	ETERS		
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

BSC: Basic Dimension. Theoretically exact value shown v

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fla Temperature Ran		<ul> <li>Examples:</li> <li>a) PIC24FJ64GB106-I/PT: PIC24F device with USB On-The-Go, 64-Kbyte program memory, 64-pin, Industrial temp.,TQFP package.</li> <li>b) PIC24FJ256GB110-I/PT: PIC24F device with USB On-The-Go, 256-Kbyte program memory, 100-pin, Industrial temp.,TQFP package.</li> </ul>				
Architecture	24 = 16-bit modified Harvard without DSP					
Flash Memory Family	Family FJ = Flash program memory					
Product Group	GB1 = General purpose microcontrollers with USB On-The-Go					
Pin Count	06 = 64-pin 08 = 80-pin 10 = 100-pin					
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)					
Package	PF = 100-lead (14x14x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead, 80-lead, 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack) MR = 64-lead (9x9x0.9 mm) QFN (Quad Flatpack No Leads)					
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample					