

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64gb110t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	11
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	27
3.0	CPU	33
4.0	Memory Organization	39
5.0	Flash Program Memory	63
6.0	Resets	71
7.0	Interrupt Controller	77
8.0	Oscillator Configuration	121
9.0	Power-Saving Features	131
10.0	I/O Ports	133
11.0	Timer1	161
12.0	Timer2/3 and Timer4/5	163
13.0	Input Capture with Dedicated Timers	169
14.0	Output Compare with Dedicated Timers	173
15.0	Serial Peripheral Interface (SPI)	181
16.0	Inter-Integrated Circuit (I ² C™)	191
17.0	Universal Asynchronous Receiver Transmitter (UART)	199
18.0	Universal Serial Bus with On-The-Go Support (USB OTG)	207
19.0	Parallel Master Port (PMP)	241
20.0	Real-Time Clock and Calendar (RTCC)	251
21.0	Programmable Cyclic Redundancy Check (CRC) Generator	263
22.0	10-Bit High-Speed A/D Converter	267
23.0	Triple Comparator Module	277
24.0	Comparator Voltage Reference	281
25.0	Charge Time Measurement Unit (CTMU)	283
26.0	Special Features	287
27.0	Development Support	299
28.0	Instruction Set Summary	303
29.0	Electrical Characteristics	311
30.0	Packaging Information	327
Appe	ndix A: Revision History	341
Index		. 343
The I	/icrochip Web Site	349
Custo	mer Change Notification Service	349
Custo	mer Support	349
Read	er Response	350
Produ	Ict Identification System	351

NOTES:

2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC24F devices will have either one or more ADnPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to **Section 22.0 "10-Bit High-Speed A/D Converter"** for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the ADC module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADnPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

EXAMPLE 5-2: ERASING A PROGRAM MEMORY BLOCK (C LANGUAGE CODE)

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
//Set up pointer to the first memory location	on to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
<pre>builtin_tblwtl(offset, 0x0000);</pre>	<pre>// Set base address of erase block // with dummy latch write</pre>
NVMCON = 0×4042 ;	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts with priority <7 // for next 5 instructions</pre>
builtin_write_NVM();	// C30 function to perform unlock
	// bequence and bee me

EXAMPLE 5-3: LOADING THE WRITE BUFFERS (ASSEMBLY LANGUAGE CODE)

;	Set up NVMCON	I for row programming operatior	ıs	
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poin	ter to the first program memor	ſУ	location to be written
;	program memor	ry selected, and writes enabled	ł	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the I	BLWT instructions to write the	e 1	latches
;	0th_program_w	ord		
	MOV	#LOW_WORD_0, W2	;	
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_w	vord		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	Weite DM les and international let a
	TBLWTL	W2, [W0]	,	Write PM low word into program latch
	Jud program	W3, [W0++]	i	Write PM nigh byte into program latch
'	Znu_program_	HION NODD 2 N2		
	MOV	HLOW_WORD_2, W2	΄.	
		#niGn_Biik_2, W5		Write DM low word into program latch
	TBLWTH	W2, [W0] W3 [W0++]	;	Write DM high byte into program latch
	•		'	write in high byte into program raten
	•			
	•			
;	63rd program	word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0]	;	Write PM high byte into program latch

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
_	_	CTMUIF	—	_		—	LVDIF
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
	—	—		CRCIF	U2ERIF	U1ERIF	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	Unimplemen	ted: Read as '0)'				
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit				
	1 = Interrupt r 0 = Interrupt r	request has occ request has not	urred occurred				
bit 12-9	Unimplemen	ted: Read as '0)'				
bit 8	LVDIF: Low-V	/oltage Detect I	nterrupt Flag S	Status bit			
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 						
bit 7-4	Unimplemen	ted: Read as 'd)'				
bit 3	CRCIF: CRC	CRCIF: CRC Generator Interrupt Flag Status bit					
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred						
bit 2	U2ERIF: UAF	RT2 Error Interr	upt Flag Status	s bit			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 1	U1ERIF: UAF	RT1 Error Interr	upt Flag Status	s bit			
	1 = Interrupt r	equest has occ	urred				
1.1.0	0 = Interrupt r	equest has not	occurred				
DIT U	Unimplemen	tea: Read as ').				

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 6. "Oscillator" (DS39700).

The oscillator system for PIC24FJ256GB110 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- An on-chip USB PLL block to provide a stable, 48 MHz clock for the USB module as well as a range of frequency options for the system clock
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 8-1.



FIGURE 8-1: PIC24FJ256GB110 FAMILY CLOCK DIAGRAM



The timer clock input must be assigned to an available RPn pin before use. Please see Section 10.4 "Peripheral 2:

Pin Select" for more information.

3: The ADC Event Trigger is available only on Timer 2/3 in 32-bit mode and Timer 3 in 16-bit mode.

REGISTER	13-2: ICxC	ON2: INPUT	CAPTURE x	CONTROL R	EGISTER 2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	_	—	—	_	—	IC32
bit 15							bit 8
R/W-0	R/W-0 HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0
Legend:		HS = Hardwa	are Settable bit				
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit i		x = Bit is unkr	iown
bit 8	IC32: Cascad 1 = ICx and I 0 = ICx funct	IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module					
bit 7	ICTRIG: ICx ⁻ 1 = Trigger IC	 0 = ICx functions independently as a 16-bit module ICTRIG: ICx Trigger/Sync Select bit 1 = Trigger ICx from source designated by SYNCSELx bits 					
bit 6	 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear 						
bit 5	Unimplemen	Unimplemented: Read as '0'					
bit 4-0	SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = Reserved 11100 = Input Capture 9 11101 = Input Capture 6 11100 = CTMU ⁽¹⁾ 11011 = A/D ⁽¹⁾						

- 11010 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾
 - 10111 = Input Capture 4
 - 10110 = Input Capture 3
 - 10101 = Input Capture 2
 - 10100 = Input Capture 1
 - 10011 = Input Capture 8
 - 10010 = Input Capture 7
 - 1000x = reserved 01111 = Timer5
 - 01111 = Timer5 01110 = Timer4
 - 01101 = Timer3
 - 01100 = Timer2
 - 01011 = Timer1
 - 01010 = Input Capture 5
 - 01001 = Output Compare 9
 - 01000 = Output Compare 8 00111 = Output Compare 7
 - 00111 = Output Compare 7 00110 = Output Compare 6
 - 00110 = Output Compare 6 00101 = Output Compare 5
 - 00101 = Output Compare 5 00100 = Output Compare 4
 - 00100 = Output Compare 4 00011 = Output Compare 3
 - 00011 = Output Compare 3 00010 = Output Compare 2
 - 00001 = Output Compare 2 00001 = Output Compare 1
 - 00000 = Not synchronized to any other module

Note 1: Use these inputs as trigger sources only and never as sync sources.

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - ... 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** If DISSCK = 0, SCKx must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select**" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - **4:** If SSEN = 1, SSx must be configured to an available RPn pin. See **Section 10.4** "**Peripheral Pin Select**" for more information.

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	SPIFE	SPIBEN
bit 7							bit 0

Legend:	Legend:					
R = Readable	e bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15 FRMEN: Framed SPIx Support bit						
	1 = Framed S 0 = Framed S	Plx support enabled Plx support disabled				
bit 14	SPIFSD: Fran	me Sync Pulse Direction Cont	trol on SSx pin bit			
1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)						
bit 13	t 13 SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)					
	 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low 					
bit 12-2	Unimplemen	ted: Read as '0'				
bit 1	SPIFE: Frame	e Sync Pulse Edge Select bit				
 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock 						
bit 0	SPIBEN: Enh	anced Buffer Enable bit				
1 = Enhanced Buffer enabled0 = Enhanced Buffer disabled (Legacy mode)						

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I ² C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress



FIGURE 18-1: USB OTG MODULE BLOCK DIAGRAM

REGISTER 18-7:	U1CON: USB CONTROL REGISTER (DEVICE MODE)

				•	,		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	-	—
bit 15							bit 8
U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	eadable bit W = Writable bit		learable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'
bit 6	SE0: Live Single-Ended Zero Flag bit
	 1 = Single-ended zero active on the USB bus 0 = No single-ended zero detected
bit 5	PKTDIS: Packet Transfer Disable bit
	 1 = SIE token and packet processing disabled; automatically set when a SETUP token is received 0 = SIE token and packet processing enabled
bit 4	Unimplemented: Read as '0'
bit 3	HOSTEN: Host Mode Enable bit
	 1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability disabled
bit 2	RESUME: Resume Signaling Enable bit
	1 = Resume signaling activated0 = Resume signaling disabled
bit 1	PPBRST: Ping-Pong Buffers Reset bit
	 Reset all Ping-Pong Buffer Pointers to the EVEN BD banks Ping-Pong Buffer Pointers not reset
bit 0	USBEN: USB Module Enable bit
	 1 = USB module and supporting circuitry enabled (device attached); D+ pull-up is activated in hardware 0 = USB module and supporting circuitry disabled (device detached)

19.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 13. "Parallel Master Port (PMP)" (DS39713).

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



FIGURE 19-1: PMP MODULE OVERVIEW

REGISTER 20-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
		—			WDAY2	WDAY1	WDAY0
bit 15							bit 8
11.0							DAA

0-0	0-0	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

REGISTER 20-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x		
_	_	_	_		WDAY2	WDAY1	WDAY0		
bit 15			•		•	•	bit 8		
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0		
bit 7					•		bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unkr	known		
bit 15-11	Unimplemen	ted: Read as '0)'						
bit 10-8	bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.								
bit 7-6	t 7-6 Unimplemented: Read as '0'								
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits								
	Contains a va	lue from 0 to 2							
bit 3-0	HRONE<3:0>	-: Binary Codeo	d Decimal Valu	e of Hour's One	es Digit bits				
	Contains a va	Contains a value from 0 to 9							

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

© 2009 Microchip Technology Inc.

20.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses for one minute and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute and loaded into the RCFGCAL register.

EQUATION 20-1: RTCC CALIBRATION

Error (clocks per minute) =(Ideal Frequency† – Measured Frequency) * 60 † Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be substract from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

Note:	It is up to the user to include, in the error
	value, the initial error of the crystal, drift
	due to temperature and drift due to crystal
	aging.

20.3 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 20-3)
- One-time alarm and repeat alarm options available

20.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 20-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT<7:0> (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

20.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers
	and the CHIME bit while the alarm is
	enabled (ALRMEN = 1), can result in a
	false alarm event leading to a false alarm
	interrupt. To avoid a false alarm event, the
	timer and alarm values should only be
	changed while the alarm is disabled
	(ALRMEN = 0). It is recommended that the
	ALCFGRPT register and CHIME bit be
	changed when RTCSYNC = 0.

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
 - 1 = Non-inverting input connects to internal CVREF voltage
 - 0 = Non-inverting input connects to CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of comparator connects to VBG/2
 - 10 = Inverting input of comparator connects to CxIND pin
 - 01 = Inverting input of comparator connects to CXINC pin
 - 00 = Inverting input of comparator connects to CxINB pin

REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0 R-0		R-0	R-0
CMIDL		—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15	 CMIDL: Comparator Stop in Idle Mode bit 1 = Module does not generate interrupts in Idle mode, but is otherwise operational 0 = Module continues normal operation in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

TABLE 28-2:	INSTRUCTION SET OVERVIEW	
	Internet of Entrethern	

Assembly Mnemonic		Assembly Syntax	C Description		# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	PEAT #lit14 Repeat Next Instruction lit14 + 1 times				None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb.#lit5.Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C. DC. N. OV. Z
SUBR	SUBR	f	f = WREG – f	1	1	C. DC. N. OV. Z
	SUBR	f.WREG	WREG = WREG – f	1	1	C. DC. N. OV. Z
	SUBR	Wb.Ws.Wd	Wd = Ws - Wb	1	1	C. DC. N. OV. Z
	SUBR	Wb.#lit5.Wd	Wd = lit5 – Wb	1	1	C. DC. N. OV. Z
QUIDED	GUDDD	£	$f = W B E C f (\overline{C})$	1	1	
SUBBR	SUBBR	I 6 - 177 - 6	I = WREG - I - (C)	1	1	C, DC, N, OV, Z
	SUBBR	L,WREG		1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	VVd = VVS - VVb - (C)	1	1	C, DC, N, OV, Z
ļ	SUBBR	Wb,#lit5,Wd	Wd = lit5 - Wb - (C)	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Power-Down	Current (IPD) ⁽	2)						
DC60	0.1	1	μA	-40°C				
DC60a	0.15	1	μA	+25°C	2 01/(3)			
DC60m	2.25	11	μA	+60°C	2.00			
DC60b	3.7	18	μA	+85°C				
DC60c	0.2	1.4	μA	-40°C				
DC60d	0.25	1.4	μA	+25°C	2 51/(3)	Race Rower Down Current(5)		
DC60n	2.6	16.5	μA	+60°C	2.30(*)	Base Power-Down Current		
DC60e	4.2	27	μA	+85°C				
DC60f	3.6	10	μA	-40°C				
DC60g	4.0	10	μA	+25°C	2.21(4)			
DC60p	8.1	25.2	μA	+60°C	3.3017			
DC60h	11.0	36	μA	+85°C				
DC61	1.75	3	μA	-40°C				
DC61a	1.75	3	μA	+25°C	2 ov (3)			
DC61m	1.75	3	μA	+60°C	2.00			
DC61b	1.75	3	μA	+85°C				
DC61c	2.4	4	μA	-40°C				
DC61d	2.4	4	μA	+25°C	o ∈v(3)	Motobdog Timor Current: Alwor(5)		
DC61n	2.4	4	μA	+60°C	2.30(*)			
DC61e	2.4	4	μA	+85°C				
DC61f	2.8	5	μA	-40°C				
DC61g	2.8	5	μA	+25°C	2 2) (4)			
DC61p	2.8	5	μA	+60°C	3.30			
DC61b	2.8	5	μA	+85°C				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
-	Vol	Output Low Voltage						
DO10		I/O Ports	_	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V	
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V	
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V	
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V	
	Vон	Output High Voltage						
DO20		I/O Ports	3.0	—	—	V	Iон = -3.0 mA, VDD = 3.6V	
			2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V	
			1.65	—	—	V	Iон = -1.0 mA, VDD = 2.0V	
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2.0V	
DO26		OSC2/CLKO	2.4	—	—	V	ІОН = -6.0 mA, VDD = 3.6V	
			1.4	—	_	V	IOH = -3.0 mA, VDD = 2.0V	

TABLE 29-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Ind} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for E} \end{array}$				ns: 2.0V to 3.6V $C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for Extended
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
D130	Eр	Cell Endurance	10000	—	_	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	Vmin	_	3.6	V	VMIN = Minimum operating voltage
	VPEW	Supply Voltage for Self-Timed Writes					
D132A		VDDCORE	2.25	—	3.6	V	
D132B		Vdd	2.35	—	3.6	V	
D133A	Tiw	Self-Timed Write Cycle Time		3		ms	
D133B	TIE	Self-Timed Page Erase Time	40	_		ms	
D134	TRETD	Characteristic Retention	20		_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	_	7	_	mA	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.