



Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8052
Core Size	8-Bit
Speed	8.38MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	DMA, PSM, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	62KB (62K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-VFQFN Exposed Pad, CSP
Supplier Device Package	56-LFCSP-VQ (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/aduc843bcpz62-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameter	$V_{DD} = 5 V$	$V_{DD} = 3 V$	Unit	Test Conditions/Comments
POWER REQUIREMENTS ^{19, 20}				
Power Supply Voltages				
AV _{DD} /DV _{DD} – AGND		2.7	V min	$AV_{DD}/DV_{DD} = 3 V nom$
		3.6	V max	
	4.75		V min	$AV_{DD}/DV_{DD} = 5 V nom$
	5.25		V max	
Power Supply Currents Normal Mode ²¹				
DV _{DD} Current ⁴	10	4.5	mA typ	Core CLK = 2.097 MHz
AV _{DD} Current	1.7	1.7	mA max	Core CLK = 2.097 MHz
DV _{DD} Current	38	12	mA max	Core CLK = 16.78MHz/8.38 MHz 5 V/3 V
	33	10	mA typ	Core CLK = 16.78MHz/8.38 MHz 5 V/3 V
AV _{DD} Current	1.7	1.7	mA max	Core CLK = 16.78MHz/8.38 MHz 5 V/3 V
DV _{DD} Current ^₄	45	N/A	mA max	Core CLK = 20MHz ADuC841 Only
Power Supply Currents Idle Mode ²¹				
DV _{DD} Current	4.5	2.2	mA typ	Core CLK = 2.097 MHz
AV _{DD} Current	3	2	μA typ	Core CLK = 2.097 MHz
DV _{DD} Current ⁴	12	5	mA max	Core CLK = 16.78 MHz/8.38 MHz 5 V/3 V
	10	3.5	mA typ	Core CLK = 16.78 MHz/8.38 MHz 5 V/3 V
AV _{DD} Current	3	2	μA typ	Core CLK = 16.78 MHz/8.38 MHz 5 V/3 V
Power Supply Currents Power-Down Mode ²¹				Core CLK = any frequency
DV _{DD} Current	28	18	μA max	Oscillator Off / TIMECON.1 = 0
	20	10	μA typ	
AV _{DD} Current	2	1	μA typ	Core CLK = any frequency, ADuC841 Only
DV _{DD} Current ⁴	3	1	mA max	TIMECON.1 = 1
DV _{DD} Current ⁴	50	22	μA max	Core CLK = any frequency
	40	15	μA typ	ADuC842/ADuC843 Only, oscillator on
Typical Additional Power Supply Currents				
PSM Peripheral	15	10	μA typ	$AV_{DD} = DV_{DD}$
ADC ⁴	1.0	1.0	mA min	MCLK Divider = 32
	2.8	1.8	mA max	MCLK Divider = 2
DAC	150	130	uA tvp	

See footnotes on the next page.

Data Sheet

ADuC841/ADuC842/ADuC843

Pin No.	Mnemonic	Type ¹	Description
22	P3.4/T0/PWMC/PWM0/EXTCLK	1/0	Input/Output Port 3 (P3.4). Port 3 is a bidirectional port with internal pull-up
			resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors.
			Timer/Counter 0 Input (T0).
			PWM Clock Input (PWMC).
			PWM 0 Voltage Output (PWM0). PWM outputs can be configured to use Port 2.6 and Port 2.7 or Port 3.4 and Port 3.3.
			Input for External Clock Signal (EXTCLK). This pin function must be enabled via the CFG842 register.
23	P3.5/T1/CONVST	I/O	Input/Output Port 3 (P3.5). Port 3 is a bidirectional port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors. Timer/Counter 1 Input (T1).
			Active Low Convert Start Logic Input for the ADC Block When the External Convert Start Function is Enabled (CONVST). A low to high transition on this input puts the track-and-hold into hold mode and starts the conversion.
24	P3.6/WR	I/O	Input/Output Port 3 (P3.6). Port 3 is a bidirectional port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors.
			Write Control Signal, Logic Output (WR). Latches the data byte from Port 0 into the external data memory.
25	P3.7/RD	I/O	Input/Output Port 3 (P3.7). Port 3 is a bidirectional port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors.
			Read Control Signal, Logic Output (RD). Enables the external data memory to Port 0.
26	SCLOCK	I/O	Serial Clock Pin for I ² C-Compatible Clock or for SPI Serial Interface Clock.
27	SDATA/MOSI	I/O	User Selectable, I ² C Compatible, or SPI Data Input/Output Pin (SDATA).
			SPI Master Output/Slave Input Data I/O Pin for SPI Interface (MOSI).
28	P2.0/A8/A16	I/O	Input/Output Port 2 (P2.0). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			External Memory Addresses (A8). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A16). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
29	P2.1/A9/A17	I/O	Input/Output Port 2 (P2.1). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors. External Memory Addresses (A9). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A17). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
30	P2.2/A10/A18	I/O	Input/Output Port 2 (P2.2). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			External Memory Addresses (A10). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A18). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.

Pin No.	Mnemonic	Type ¹	Description
31	P2.3/A11/A19	I/O	Input/Output Port 2 (P2.3). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			External Memory Addresses (A11). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A19). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
32	XTAL1	I	Input to the Inverting Oscillator Amplifier.
33	XTAL2	0	Output of the Inverting Oscillator Amplifier.
36	P2.4/A12/A20	I/O	Input/Output Port 2 (P2.4). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			External Memory Addresses (A12). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A20). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
37	P2.5/A13/A21	1/0	Input/Output Port 2 (P2.5). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			External Memory Addresses (A13). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A21). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
38	P2.6/PWM0/A14/A22	I/O	Input/Output Port 2 (P2.6). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			PWM 0 Voltage Output (PWM0). PWM outputs can be configured to use Port 2.6 and Port 2.7 or Port 3.4 and Port 3.3.
			External Memory Addresses (A14). Port 2 emits the middle order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A22). Port 2 emits the high order address byte during accesses to the external 24-bit external data memory space.
39	P2.7/PWM1/A15/A23	I/O	Input/Output Port 2 (P2.7). Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
			PWM 1 Voltage Output (PWM1). See the CFG841/CFG842 register for further information.
			External Memory Addresses (A15). Port 2 emits the middle-order address byte during accesses to the external 24-bit external data memory space.
			External Memory Addresses (A23). Port 2 emits the high-order address bytes during accesses to the external 24-bit external data memory space.
40	ĒĀ	I	External Access Enable, Logic Input. When held high, this input enables the device to fetch code from internal program memory locations. The devices do not support external code memory. Do not leave this pin floating.
41	PSEN	0	Program St <u>ore E</u> nable, Logic Output. This pin remains low during internal program execution. PSEN enables serial download mode when pulled low through a
			resistor on power-up or reset. On reset, this pin momentarily becomes an input and the status of the pin is sampled. If there is no pull-down resistor in place, the pin goes momentarily high and then user code executes. If a pull-down resistor is in place, the embedded serial download/debug kernel executes.
42	ALE	0	Address Latch Enable, Logic Output. This output latches the low byte and page byte for 24-bit address space accesses of the address into external data memory.

TERMINOLOGY ADC SPECIFICATIONS

Integral Nonlinearity

The maximum deviation of any code from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point ½ LSB below the first code transition, and full scale, a point ½ LSB above the last code transition.

Differential Nonlinearity

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The deviation of the first code transition (0000 . . . 000) to (0000 . . . 001) from the ideal, that is, $+\frac{1}{2}$ LSB.

Gain Error

The deviation of the last code transition from the ideal AIN voltage (Full Scale – $\frac{1}{2}$ LSB) after the offset error has been adjusted out.

Signal-to-(Noise + Distortion) Ratio

The measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio depends on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-(noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by

Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB.

Total Harmonic Distortion (THD)

The ratio of the rms sum of the harmonics to the fundamental.

DAC SPECIFICATIONS

Relative Accuracy

Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error.

Voltage Output Settling Time

The amount of time it takes for the output to settle to a specified level for a full-scale input change.

Digital-to-Analog Glitch Impulse

The amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV-sec.

1.0 $AV_{DD}/DV_{DD} = 5V$ $f_{S} = 400kHz$ CD = 40.8 0.6 0.4 0.2 LSBs 0 -0.2 -0.4 -0.6 -0.8 -1.0 0 511 1023 1535 2047 2559 3071 3583 4095 3260-0 ADC CODES









ADuC841/ADuC842/ADuC843



Figure 12. Typical DNL Error, $V_{DD} = 3 V$

ADCCON1—(ADC Control SFR 1)

The ADCCON1 register controls conversion and acquisition times, hardware conversion modes, and power-down modes as detailed below.

SFR Address	EFH
SFR Power-On Default	40H
Bit Addressable	No

Table 8. ADCCON1 SFR Bit Designations

Bit No.	Name	Description							
7	MD1	The mode bit	selects the acti	ve operating mode of the ADC.					
		Set by the use	r to power up t	the ADC.					
		Cleared by the	Ieared by the user to power down the ADC.						
6	EXT_REF	Set by the use	r to select an e	xternal reference.					
		Cleared by the	user to use th	e internal reference.					
5	CK1	The ADC clock	divide bits (Cł	(1, CK0) select the divide ratio for the PLL master clock (ADuC842/ADuC843) or the					
4	CK0	external crysta must be chose plus the select	Il (ADuC841) u en to reduce th ed acquisition	sed to generate the ADC clock. To ensure correct ADC operation, the divider ratio e ADC clock to 8.38 MHz or lower. A typical ADC conversion requires 16 ADC clocks time.					
		The divider rat	io is selected a	as follows:					
		CK1	CK0	MCLK Divider					
		0	0	32					
		0	1	4 (Do not use with a CD setting of 0)					
		1	0	8					
		1	1	2					
3 2	AQ1 AQ0	The ADC acqu acquire the inj AQ1	isition select b out signal. An a AQ0	its (AQ1, AQ0) select the time provided for the input track-and-hold amplifier to acquisition of three or more ADC clocks is recommended; clocks are as follows: No. ADC Clks					
		0	0	1					
		0	1	2					
		1	0	3					
		1	1	4					
1	T2C	The Timer 2 co conversion sta	onversion bit (1 rt trigger inpu	⁷ 2C) is set by the user to enable the Timer 2 overflow bit to be used as the ADC t.					
0	EXC	The external to active low con required samp	igger enable k vert start inpu lle rate.	bit (EXC) is set by the user to allow the external Pin P3.5 ($\overline{\text{CONVST}}$) to be used as the t. This input should be an active low pulse (minimum pulse width >100 ns) at the					

Initiating the Calibration in Code

When calibrating the ADC using ADCCON1, the ADC must be set up into the configuration in which it is used. The ADCCON3 register can then be used to set up the device and to calibrate the ADC offset and gain.

MOV ADCCON1,#08CH ; ADC on; ADCCLK set ;to divide by 32,4 ;acquisition clock

To calibrate device offset:

MOV MOV	ADCCON2,#0BH ADCCON3,#25H	<pre>;select internal AGND ;select offset calibration, ;31 averages per bit,</pre>
		;offset calibration

To calibrate device gain:

MOV	ADCCON2,#0CH	;select internal V _{PEE}
MOV	ADCCON3,#27H	;select offset calibration
		;31 averages per bit,
		offset calibration;

To calibrate system offset, connect system AGND to an ADC channel input (0).

MOV	ADCCON2,#00H	;select external AGND
MOV	ADCCON3,#25H	;select offset calibration,
		;31 averages per bit

To calibrate system gain, connect system V_{REF} to an ADC channel input (1).

MOV	ADCCON2,#0	1H	;select	externa	l V _{nn}
MOV	ADCCON3, #2	7H	;select	offset	calibration
			;31 aver	ages pe	er bit,
			:offset	calibra	tion

The calibration cycle time $T_{\mbox{\tiny CAL}}$ is calculated by the following equation:

 $T_{CAL} = 14 \times ADCCLK \times NUMAV \times (16 + T_{ACO})$

For an ADCCLK/FCORE divide ratio of 32, $T_{ACQ} = 4$ ADCCLK, and NUMAV = 15, the calibration cycle time is

$$T_{CAL} = 14 \times (1/524288) \times 15 \times (16+4)$$

$$T_{CAL} = 8 ms$$

In a calibration cycle, the ADC busy flag (Bit 7), instead of framing an individual ADC conversion as in normal mode, goes high at the start of calibration and returns to zero only at the end of the calibration cycle. It can therefore be monitored in code to indicate when the calibration cycle is completed. The following code can be used to monitor the BUSY signal during a calibration cycle:

WAIT: MOV A, ADCCON3 JB ACC.7, WAIT

;move ADCCON3 to A ;If Bit 7 is set jump to WAIT else continue

NONVOLATILE FLASH/EE MEMORY

The ADuC841/ADuC842/ADuC843 incorporate Flash/EE memory technology on-chip to provide the user with nonvolatile, in-circuit, reprogrammable code and data memory space. Flash/EE memory is a relatively recent type of nonvolatile memory technology, which is based on a single transistor cell architecture. Flash/EE memory combines the flexible in-circuit reprogrammable features of EEPROM with the space efficient/ density features of EPROM as shown in Figure 37.

Because Flash/EE technology is based on a single transistor cell architecture, a flash memory array, such as EPROM, can be implemented to achieve the space efficiencies or memory densities required by a given design. Like EEPROM, flash memory can be programmed in-system at a byte level; it must first be erased, the erase being performed in page blocks. Thus, flash memory is often and more correctly referred to as Flash/EE memory.



Figure 37. Flash/EE Memory Development

Overall, Flash/EE memory represents a step closer to the ideal memory device that includes nonvolatility, in-circuit programmability, high density, and low cost. Incorporated in the parts, Flash/EE memory technology allows the user to update program code space in-circuit, without the need to replace one-time programmable (OTP) devices at remote operating nodes.

Flash/EE Memory and the ADuC841/ADuC842/ADuC843

The parts provide two arrays of Flash/EE memory for user applications. Up to 62 kBytes of Flash/EE program space are provided on-chip to facilitate code execution without any external discrete ROM device requirements. The program memory can be programmed in-circuit by using the serial download mode provided, by using conventional third party memory programmers, or via a user defined protocol that can configure it as data if required.

Note that the following sections use the 62 kByte program space as an example when referring to ULOAD mode. For the other memory models (32 kByte and 8 kByte), the ULOAD space moves to the top 8 kBytes of the on-chip program memory, that is, for 32 kBytes, the ULOAD space is from 24 kBytes to 32 kBytes, the kernel still resides in a protected space from 60 kBytes to 62 kBytes. There is no ULOAD space present on the 8 kByte part.

ADuC841/ADuC842/ADuC843

User Download Mode (ULOAD)

Figure 39 shows that it is possible to use the 62 kBytes of Flash/EE program memory available to the user as a single block of memory. In this mode, all of the Flash/EE memory is read-only to user code.

However, the Flash/EE program memory can also be written to during runtime simply by entering ULOAD mode. In ULOAD mode, the lower 56 kBytes of program memory can be erased and reprogrammed by user software as shown in Figure 39. ULOAD mode can be used to upgrade your code in the field via any user defined download protocol. By configuring the SPI port on the part as a slave, it is possible to completely reprogram the 56 kBytes of Flash/EE program memory in only 5 seconds (refer to Application Note uC007).

Alternatively, ULOAD mode can be used to save data to the 56 kBytes of Flash/EE memory. This can be extremely useful in data logging applications where the part can provide up to 60 kBytes of NV data memory on chip (4 kBytes of dedicated Flash/EE data memory also exist).

The upper 6 kBytes of the 62 kBytes of Flash/EE program memory are programmable only via serial download or parallel programming. This means that this space appears as read-only to user code. Therefore, it cannot be accidentally erased or reprogrammed by erroneous code execution, which makes it very suitable to use the 6 kBytes as a bootloader.

A bootload enable option exists in the serial downloader to "always run from E000H after reset." If using a bootloader, this option is recommended to ensure that the bootloader always executes correct code after reset. Programming the Flash/EE program memory via ULOAD mode is described in more detail in the description of ECON and in Application Note uC007.



Figure 39. Flash/EE Program Memory Map in ULOAD Mode (62 kByte Part)

ADuC841/ADuC842/ADuC843



Figure 40. Flash/EE Program Memory Map in ULOAD Mode (32 kByte Part)

Flash/EE Program Memory Security

The ADuC841/ADuC842/ADuC843 facilitate three modes of Flash/EE program memory security. These modes can be independently activated, restricting access to the internal code space. These security modes can be enabled as part of serial download protocol as described in Application Note uC004 or via parallel programming. The security modes available on the parts are as follows:

Lock Mode

This mode locks the code memory, disabling parallel programming of the program memory. However, reading the memory in parallel mode and reading the memory via a MOVC command from external memory is still allowed. This mode is deactivated by initiating a code-erase command in serial download or parallel programming modes.

Secure Mode

This mode locks code in memory, disabling parallel programming (program and verify/read commands) as well as disabling the execution of a MOVC instruction from external memory, which is attempting to read the op codes from internal memory. Read/write of internal data Flash/EE from external memory is also disabled. This mode is deactivated by initiating a code-erase command in serial download or parallel programming modes.

Serial Safe Mode

This mode disables serial download capability on the device. If serial safe mode is activated and an attempt is made to reset the part into serial download mode, that is, RESET asserted and deasserted with PSEN low, the part interprets the serial download reset as a normal reset only. It therefore cannot enter serial download mode but can only execute as a normal reset sequence. Serial safe mode can be disabled only by initiating a code-erase command in parallel programming mode.

Example: Programming the Flash/EE Data Memory

A user wants to program F3H into the second byte on Page 03H of the Flash/EE data memory space while preserving the other 3 bytes already in this page. A typical program of the Flash/EE data array involves

- 1. Setting EADRH/L with the page address.
- 2. Writing the data to be programmed to the EDATA1-4.
- 3. Writing the ECON SFR with the appropriate command.

Step 1: Set Up the Page Address

Address registers EADRH and EADRL hold the high byte address and the low byte address of the page to be addressed. The assembly language to set up the address may appear as

MOV EADRH,#0 ; Set Page Address Pointer MOV EADRL,#03H

Step 2: Set Up the EDATA Registers

Write the four values to be written into the page into the four SFRs, EDATA1–4. Unfortunately, the user does not know three of them. Thus, the user must read the current page and over-write the second byte.

MOV	ECON,#1	;	Read	Page	into	EDATA1-4
MOV	EDATA2,#0F3H	;	Overw	vrite	byte	2

Step 3: Program Page

A byte in the Flash/EE array can be programmed only if it has previously been erased. To be more specific, a byte can be programmed only if it already holds the value FFH. Because of the Flash/EE architecture, this erase must happen at a page level; therefore, a minimum of 4 bytes (1 page) are erased when an erase command is initiated. Once the page is erase, the user can program the 4 bytes in-page and then perform a verification of the data.

MOV	ECON,#5	;	ERASE Page	
MOV	ECON,#2	;	WRITE Page	
MOV	ECON,#4	;	VERIFY Page	
MOV	A,ECON	;	Check if ECON=0	(OK!)
JNZ	ERROR			

Although the 4 kBytes of Flash/EE data memory are shipped from the factory pre-erased, that is, byte locations set to FFH, it is nonetheless good programming practice to include an ERASEALL routine as part of any configuration/setup code running on the parts. An ERASEALL command consists of writing 06H to the ECON SFR, which initiates an erase of the 4-kByte Flash/EE array. This command coded in 8051 assembly would appear as

MOV ECON, #06H

; Erase all Command ; 2 ms Duration

ADuC841/ADuC842/ADuC843

Flash/EE Memory Timing

Typical program and erase times for the parts are as follows:

Normal Mode (operating on Flash/EE data memory)

· 1	0
READPAGE (4 bytes)	22 machine cycles
WRITEPAGE (4 bytes)	380 µs
VERIFYPAGE (4 bytes)	22 machine cycles
ERASEPAGE (4 bytes)	2 ms
ERASEALL (4 kBytes)	2 ms
READBYTE (1 byte)	9 machine cycles
WRITEBYTE (1 byte)	200 µs

ULOAD Mode (operating on Flash/EE program memory)

WRITEPAGE (256 bytes)	16.5 ms
ERASEPAGE (64 bytes)	2 ms
ERASEALL (56 kBytes)	2 ms
WRITEBYTE (1 byte)	200 µs

Note that a given mode of operation is initiated as soon as the command word is written to the ECON SFR. The core microcontroller operation on the parts is idled until the requested program/read or erase mode is completed. In practice, this means that even though the Flash/EE memory mode of operation is typically initiated with a two machine cycle MOV instruction (to write to the ECON SFR), the next instruction is not executed until the Flash/EE operation is complete. This means that the core cannot respond to interrupt requests until the Flash/EE operation is complete, although the core peripheral functions like counter/timers continue to count and time as configured throughout this period.

USER INTERFACE TO ON-CHIP PERIPHERALS

This section gives a brief overview of the various peripherals also available on-chip. A summary of the SFRs used to control and configure these peripherals is also given.

DAC

The ADuC841/ADuC842 incorporate two 12-bit voltage output DACs on-chip. Each has a rail-to-rail voltage output buffer capable of driving 10 k Ω /100 pF. Each has two selectable ranges, 0 V to V_{REF} (the internal band gap 2.5 V reference) and 0 V to AV_{DD}. Each can operate in 12-bit or 8-bit mode.

Both DACs share a control register, DACCON, and four data registers, DAC1H/L, DAC0/L. Note that in 12-bit asynchronous mode, the DAC voltage output is updated as soon as the DACL data SFR has been written; therefore, the DAC data registers should be updated as DACH first, followed by DACL. Note that for correct DAC operation on the 0 V to V_{REF} range, the ADC must be switched on. This results in the DAC using the correct reference value.

DACCON	DAC Control Register
SFR Address	FDH
Power-On Default	04H
Bit Addressable	No

Table 16. DACCON SFR Bit Designations

Bit No.	Name	Description
7	MODE	The DAC MODE bit sets the overriding operating mode for both DACs.
		Set to 1 by the user to select 8-bit mode (write 8 bits to DACxL SFR).
		Set to 0 by the user to select 12-bit mode.
6	RNG1	DAC1 Range Select Bit.
		Set to 1 by the user to select the range for DAC1 as 0 V to V_{DD} .
		Set to 0 by the user to select the range for DAC1 as 0 V to V_{REF} .
5	RNG0	DAC0 Range Select Bit.
		Set to 1 by the user to select the range for DAC0 as 0 V to V_{DD} .
		Set to 0 by the user to select the range for DAC0 as 0 V to V_{REF} .
4	CLR1	DAC1 Clear Bit.
		Set to 1 by the user to leave the output of DAC1 at its normal level.
		Set to 0 by the user to force the output of DAC1 to 0 V.
3	CLR0	DAC0 Clear Bit.
		Set to 1 by the user to leave the output of DAC0 at its normal level.
		Set to 0 by the user to force the output of DAC0 to 0 V.
2	SYNC	DAC0/1 Update Synchronization Bit.
		When set to 1, the DAC outputs update as soon as DACxL SFRs are written. The user can simultaneously update both DACs by first updating the DACxL/H SFRs while SYNC is 0. Both DACs then update simultaneously when the SYNC bit is set to 1.
1	PD1	DAC1 Power-Down Bit.
		Set to 1 by the user to power on DAC1.
		Set to 0 by the user to power off DAC1.
0	PD0	DAC0 Power-Down Bit.
		Set to 1 by the user to power on DAC0.
		Set to 0 by the user to power off DAC0.
DACxH/		DAC Data Registers

Function	DAC data registers, written by the user to update the DAC output.				
SFR Address	DAC0L (DAC0 Data Low Byte) -> F9H; DAC1L (DAC1 Data Low Byte) -> FBH				
	DACH (DAC0 Data High Byte) -> FAH; DAC1H (DAC1 Data High Byte) -> FCH				
Power-On Default	00H	All Four Registers.			
Bit Addressable	No	All Four Registers.			

The 12-bit DAC data should be written into DACxH/L right-justified such that DACxL contains the lower 8 bits, and the lower nibble of DACxH contains the upper 4 bits.

Data Sheet

Using the DAC

The on-chip DAC architecture consists of a resistor string DAC followed by an output buffer amplifier, the functional equivalent of which is illustrated in Figure 42. Features of this architecture include inherent guaranteed monotonicity and excellent differential linearity.





As shown in Figure 42, the reference source for each DAC is user selectable in software. It can be either AV_{DD} or V_{REF} . In 0 V-to-AV_{DD} mode, the DAC output transfer function spans from 0 V to the voltage at the AV_{DD} pin. In 0 V-to-V_{REF} mode, the DAC output transfer function spans from 0 V to the internal V_{REF} or, if an external reference is applied, the voltage at the C_{REF} pin. The DAC output buffer amplifier features a true rail-to-rail output stage implementation. This means that unloaded, each output is capable of swinging to within less than 100 mV of both AVDD and ground. Moreover, the DAC's linearity specification (when driving a 10 k Ω resistive load to ground) is guaranteed through the full transfer function except Codes 0 to 100, and, in 0 V-to-AVDD mode only, Codes 3995 to 4095. Linearity degradation near ground and V_{DD} is caused by saturation of the output amplifier, and a general representation of its effects (neglecting offset and gain error) is illustrated in Figure 43. The dotted line in Figure 43 indicates the ideal transfer function, and the solid line represents what the transfer function might look like with endpoint nonlinearities due to saturation of the output amplifier. Note that Figure 43 represents a transfer function in 0 V-to- V_{DD} mode only. In 0 V-to- V_{REF} mode (with $V_{REF} < V_{DD}$), the lower nonlinearity would be similar, but the upper portion of the transfer function would follow the ideal line right to the end (VREF in this case, not VDD), showing no signs of endpoint linearity errors.

ADuC841/ADuC842/ADuC843



Figure 43. Endpoint Nonlinearities Due to Amplifier Saturation







Figure 45. Source and Sink Current Capability with $V_{REF} = V_{DD} = 3 V$

The endpoint nonlinearities illustrated in Figure 43 become worse as a function of output loading. Most of the part's specifications assume a 10 k Ω resistive load to ground at the DAC output. As the output is forced to source or sink more current, the nonlinear regions at the top or bottom (respectively) of Figure 43 become larger. Larger current demands can significantly limit output voltage swing. Figure 44 and Figure 45 illustrate this behavior. Note that the upper trace in each of these figures is valid only for an output range selection of 0 V-to-AV_{DD}. In 0 V-to-V_{REF} mode, DAC loading does not cause high-side voltage drops as long as the reference voltage remains below the upper trace in the corresponding figure. For example, if $AV_{DD} = 3 V$ and $V_{REF} = 2.5 V$, the high-side voltage is not be affected by loads less than 5 mA. But somewhere around 7 mA, the upper curve in Figure 45 drops below 2.5 V (VREF), indicating that at these higher currents the output is not capable of reaching V_{REF}.

To reduce the effects of the saturation of the output amplifier at values close to ground and to give reduced offset and gain errors, the internal buffer can be bypassed. This is done by setting the DBUF bit in the CFG841/CFG842 register. This allows a full rail-to-rail output from the DAC, which should then be buffered externally using a dual-supply op amp in order to get a rail-to-rail output. This external buffer should be located as close as physically possible to the DAC output pin on the PCB. Note that the unbuffered mode works only in the 0 V to V_{REF} range.

To drive significant loads with the DAC outputs, external buffering may be required (even with the internal buffer enabled), as illustrated in Figure 46. Table 12 lists some recommended op amps.



Figure 46. Buffering the DAC Outputs

The DAC output buffer also features a high impedance disable function. In the chip's default power-on state, both DACs are disabled, and their outputs are in a high impedance state (or three-state) where they remain inactive until enabled in software. This means that if a zero output is desired during power-up or power-down transient conditions, then a pulldown resistor must be added to each DAC output. Assuming this resistor is in place, the DAC outputs remain at ground potential whenever the DAC is disabled.

Using the SPI Interface

Depending on the configuration of the bits in the SPICON SFR shown in Table 19, the ADuC841/ADuC842/ADuC843 SPI interface transmits or receives data in a number of possible modes. Figure 54 shows all possible SPI configurations for the parts, and the timing relationships and synchronization between the signals involved. Also shown in this figure is the SPI interrupt bit (ISPI) and how it is triggered at the end of each byte-wide communication.





SPI Interface—Master Mode

In master mode, the SCLOCK pin is always an output and generates a burst of eight clocks whenever user code writes to the SPIDAT register. The SCLOCK bit rate is determined by SPR0 and SPR1 in SPICON. Also note that the \overline{SS} pin is not used in master mode. If the parts need to assert the \overline{SS} pin on an external slave device, a port digital output pin should be used.

In master mode, a byte transmission or reception is initiated by a write to SPIDAT. Eight clock periods are generated via the SCLOCK pin and the SPIDAT byte being transmitted via MOSI. With each SCLOCK period, a data bit is also sampled via MISO. After eight clocks, the transmitted byte is completely transmitted, and the input byte waits in the input shift register. The ISPI flag is set automatically, and an interrupt occurs if enabled. The value in the shift register is latched into SPIDAT.

SPI Interface—Slave Mode

In slave mode, SCLOCK is an input. The \overline{SS} pin must also be driven low externally during the byte communication. Transmission is also initiated by a write to SPIDAT. In slave mode, a data bit is transmitted via MISO, and a data bit is received via MOSI through each input SCLOCK period. After eight clocks, the transmitted byte is completely transmitted, and the input byte waits in the input shift register. The ISPI flag is set automatically, and an interrupt occurs if enabled. The value in the shift register is latched into SPIDAT only when the transmission/reception of a byte has been completed. The end of transmission occurs after the eighth clock has been received if CPHA = 1, or when \overline{SS} returns high if CPHA = 0.

I²C COMPATIBLE INTERFACE

The ADuC841/ADuC842/ADuC843 support a fully licensed I²C serial interface. The I²C interface is implemented as a full hardware slave and software master. SDATA is the data I/O pin, and SCLOCK is the serial clock. These two pins are shared with the MOSI and SCLOCK pins of the on-chip SPI interface. To enable the I²C interface, the SPI interface must be turned off (see SPE in Table 19) or the SPI interface must be moved to P3.3, P3.4, and P3.5 via the CFG841.1/CFG842.1 bit. Application Note uC001 describes the operation of this interface as implemented and is available from the MicroConverter website at www.analog.com/microconverter.

Three SFRs are used to control the I²C interface and are described in the following tables.

I2CCON	I ² C Control Register
SFR Address	E8H
Power-On Default	00H
Bit Addressable	Yes

Table 20. I2CCON SFR Bit Designations, Master Mode

Bit No.	Name	Description
7	MDO	I ² C Software Master Data Output Bit (Master Mode Only).
		This data bit is used to implement a master I ² C transmitter interface in software. Data written to this bit is output on the SDATA pin if the data output enable (MDE) bit is set.
6	MDE	I ² C Software Master Data Output Enable Bit (Master Mode Only).
		Set by the user to enable the SDATA pin as an output (Tx).
		Cleared by the user to enable the SDATA pin as an input (Rx).
5	МСО	I ² C Software Master Clock Output Bit (Master Mode Only).
		This data bit is used to implement a master I ² C transmitter interface in software. Data written to this bit is output on the SCLOCK pin.
4	MDI	I ² C Software Master Data Input Bit (Master Mode Only).
		This data bit is used to implement a master I ² C receiver interface in software. Data on the SDATA pin is latched into this bit on SCLOCK if the data output enable (MDE) bit is 0.
3	I2CM	I ² C Master/Slave Mode Bit.
		Set by the user to enable I ² C software master mode.
		Cleared by the user to enable I ² C hardware slave mode.
2		Reserved.
1		Reserved.
0		Reserved.

Table 21. I2CCON SFR Bit Designations, Slave Mode

Bit No.	Name	Description
7	I2CSI	I ² C Stop Interrupt Enable Bit.
		Set by the user to enable I ² C stop interrupts. If set, a stop bit that follows a valid start condition generates an interrupt.
		Cleared by the user to disable I ² C stop interrupts.
6	I2CGC	I ² C General Call Status Bit.
		Set by hardware after receiving a general call address.
		Cleared by the user.
5	I2CID1	I ² C Interrupt Decode Bits.
4	I2CID0	Set by hardware to indicate the source of an I ² C interrupt.
		00 Start and Matching Address.
		01 Repeated Start and Matching Address.
		10 User Data.
		11 Stop after a Start and Matching Address.
3	I2CM	I ² C Master/Slave Mode Bit.
		Set by the user to enable I ² C software master mode.
		Cleared by the user to enable I ² C hardware slave mode.

TIME INTERVAL COUNTER (TIC)

A TIC is provided on-chip for counting longer intervals than the standard 8051 compatible timers are capable of. The TIC is capable of timeout intervals ranging from 1/128 second to 255 hours. Furthermore, this counter is clocked by the external 32.768 kHz crystal rather than by the core clock, and it has the ability to remain active in power-down mode and time long power-down intervals. This has obvious applications for remote battery-powered sensors where regular widely spaced readings are required.

Six SFRs are associated with the time interval counter, TIMECON being its control register. Depending on the configuration of the IT0 and IT1 bits in TIMECON, the selected time counter register overflow clocks the interval counter. When this counter is equal to the time interval value loaded in the INTVAL SFR, the TII bit (TIMECON.2) is set and generates an interrupt if enabled. If the part is in power-down mode, again with TIC interrupt enabled, the TII bit wakes up the device and resumes code execution by vectoring directly to the TIC interrupt service vector address at 0053H. The TICrelated SFRs are described in Table 25. Note also that the time based SFRs can be written initially with the current time; the TIC can then be controlled and accessed by user software. In effect, this facilitates the implementation of a real-time clock. A block diagram of the TIC is shown in Figure 56.

The TIC is clocked directly from a 32 kHz external crystal on the ADuC842/ADuC843 and by the internal 32 kHz $\pm 10\%$ R/C oscillator on the ADuC841. Due to this, instructions that access the TIC registers are also clocked at this speed. The user should ensure that there is sufficient time between instructions to these registers to allow them to execute correctly.



Figure 56. TIC, Simplified Block Diagram

	Timer/Counter 0 and 1
TCON	Control Register
SFR Address	88H
Power-On Default	00H
Bit Addressable	Yes

Table 30. TCON SFR Bit Designations

Bit No.	Name	Description
7	TF1	Timer 1 Overflow Flag.
		Set by hardware on a Timer/Counter 1 overflow.
		Cleared by hardware when the program counter (PC) vectors to the interrupt service routine.
6	TR1	Timer 1 Run Control Bit.
		Set by the user to turn on Timer/Counter 1.
		Cleared by the user to turn off Timer/Counter 1.
5	TF0	Timer 0 Overflow Flag.
		Set by hardware on a Timer/Counter 0 overflow.
		Cleared by hardware when the PC vectors to the interrupt service routine.
4	TR0	Timer 0 Run Control Bit.
		Set by the user to turn on Timer/Counter 0.
		Cleared by the user to turn off Timer/Counter 0.
3	IE1 ¹	External Interrupt 1 (INT1) Flag.
		Set by hardware by a falling edge or by a zero level being applied to the external interrupt pin, INT1, depending on the state of Bit IT1
		Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was transition- activated. If level-activated, the external requesting source controls the request flag, rather than the on-chip hardware.
2	IT1 ¹	External Interrupt 1 (IE1) Trigger Type.
		Set by software to specify edge-sensitive detection, that is, 1-to-0 transition.
		Cleared by software to specify level-sensitive detection, that is, zero level.
1	IE0 ¹	External Interrupt 0 (INTO) Flag.
		Set by hardware by a falling edge or by a zero level being applied to external interrupt pin INTO, depending on the state of Bit ITO.
		Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was transition- activated. If level-activated, the external requesting source controls the request flag, rather than the on-chip hardware.
0	IT0 ¹	External Interrupt 0 (IE0) Trigger Type.
		Set by software to specify edge-sensitive detection, that is,1-to-0 transition.
		Cleared by software to specify level-sensitive detection, that is, zero level.

¹These bits are not used in the control of Timer/Counter 0 and 1, but are used instead in the control and monitoring of the external INT0 and INT1 interrupt pins.

Timer/Counter 0 and 1 Data Registers

Each timer consists of two 8-bit registers. These can be used as independent registers or combined into a single 16-bit register depending on the timer mode configuration.

TH0 and TL0

Timer 0 high byte and low byte. SFR Address = 8CH 8AH, respectively.

TH1 and TL1

Timer 1 high byte and low byte. SFR Address = 8DH, 8BH, respectively.

Data Sheet

ADuC841/ADuC842/ADuC843

Paramete	er 16 MHz Core Clk 8 MHz Core Cl		1Hz Core Clock			
EXTERNA	L DATA MEMORY READ CYCLE	MORY READ CYCLE Min Max Min Max		Unit		
t _{RLRH}	RD Pulse Width	60		125		ns
t _{AVLL}	Address Valid after ALE Low	60		120		ns
t _{LLAX}	Address Hold after ALE Low	145		290		ns
t _{RLDV}	RD Low to Valid Data In		48		100	Ns
t _{RHDX}	Data and Address Hold after RD	0		0		ns
trhdz	Data Float after RD		150		625	ns
tlldv	ALE Low to Valid Data In		170		350	ns
tavdv	Address to Valid Data In		230		470	ns
tllwl	ALE Low to RD or WR Low	130		255		ns
t _{AVWL}	Address Valid to RD or WR Low	190		375		ns
t _{RLAZ}	RD Low to Address Float		15		35	ns
twhlh	\overline{RD} or \overline{WR} High to ALE High	60		120		ns



Figure 88. External Data Memory Read Cycle

Parameter		16	MHz Core Clk	8 MHz Core Clock		
EXTERNAL D	ATA MEMORY WRITE CYCLE	Min	Max	Min Max		Unit
twlwh	WR Pulse Width	65		130		ns
t _{AVLL}	Address Valid after ALE Low	60		120		ns
t _{LLAX}	Address Hold after ALE Low	65		135		ns
t _{LLWL}	ALE Low to RD or WR Low		130		260	ns
tavwl	Address Valid to RD or WR Low	190		375		ns
t _{QVWX}	Data Valid to WR Transition	60		120		ns
t _{qvwн}	Data Setup before WR	120		250		ns
t _{WHQX}	Data and Address Hold after WR	380		755		ns
t _{whlh}	RD or WR High to ALE High	60		125		ns



Figure 89. External Data Memory Write Cycle

Parameter					
SPI MASTER MODE TIMING (CPHA = 1)		Min	Тур	Max	Unit
t _{sL}	SCLOCK Low Pulse Width ¹		476		ns
tsн	SCLOCK High Pulse Width ¹		476		ns
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns
t dsu	Data Input Setup Time before SCLOCK Edge	100			ns
t _{DHD}	Data Input Hold Time after SCLOCK Edge	100			ns
t _{DF}	Data Output Fall Time		10	25	ns
t _{DR}	Data Output Rise Time		10	25	ns
t _{sr}	SCLOCK Rise Time		10	25	ns
t _{sF}	SCLOCK Fall Time		10	25	ns

¹Characterized under the following conditions:

a. Core clock divider bits CD2, CD1, and CD0 bits in PLLCON SFR set to 0, 1, and 1, respectively, that is, core clock frequency = 2.09 MHz. b. SPI bit-rate selection bits SPR1 and SPR0 in SPICON SFR set to 0 and 0, respectively.



Figure 91. SPI Master Mode Timing (CPHA = 1)

Data Sheet

ADuC841/ADuC842/ADuC843

Parameter						
SPI SLAVE MODE TIMING (CPHA = 0)		Min	Тур	Мах	Unit	
tss	SS to SCLOCK Edge	0			ns	
t _{sL}	SCLOCK Low Pulse Width		330		ns	
t _{sH}	SCLOCK High Pulse Width		330		ns	
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns	
t _{DSU}	Data Input Setup Time before SCLOCK Edge	100			ns	
t DHD	Data Input Hold Time after SCLOCK Edge	100			ns	
\mathbf{t}_{DF}	Data Output Fall Time		10	25	ns	
t _{DR}	Data Output Rise Time		10	25	ns	
t _{sR}	SCLOCK Rise Time		10	25	ns	
tsF	SCLOCK Fall Time		10	25	ns	
t _{DOSS}	Data Output Valid after SS Edge			20	ns	
tsfs	SS High after SCLOCK Edge				ns	



Figure 94. SPI Slave Mode Timing (CPHA = 0)