

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	384
Total RAM Bits	-
Number of I/O	49
Number of Gates	15000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/agl015v5-qng68

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Temperature Grade Offerings**

	AGL015 <sup>1</sup>	AGL030	AGL060	AGL125	AGL250	AGL400	AGL600	AGL1000
Package					M1AGL250		M1AGL600	M1AGL1000
QN48	_	C, I	_	_	_	-	-	_
QN68	C, I	-	-	-	-	_	-	_
UC81	_	C, I	-	-	-	_	-	_
CS81	_	C, I	-	-	-	_	-	_
CS121	_	-	C, I	C, I	-	_	-	_
VQ100	_	C, I	C, I	C, I	C, I	_	-	_
QN132 <sup>2</sup>	_	C, I	C, I <sup>2</sup>	C, I	_	_	_	_
CS196	_	-	-	C, I	C, I	C, I	-	_
FG144	_	-	-	C, I	C, I	C, I	C, I	C, I
FG256	_	_	_	_	_	C, I	C, I	C, I
CS281	_	_	_	_	_	-	C, I	C, I
FG484	-	_	_	-	-	C, I	C, I	C, I

#### Notes:

## **IGLOO Device Status**

IGLOO Devices	Status	M1 IGLOO Devices	Status
AGL015	Not recommended for new designs.		
AGL030	Production		
AGL060	Production		
AGL125	Production		
AGL250	Production	M1AGL250	Production
AGL400	Production		
AGL600	Production	M1AGL600	Production
AGL1000	Production	M1AGL1000	Production

References made to IGLOO devices also apply to ARM-enabled IGLOOe devices. The ARM-enabled part numbers start with M1 (Cortex-M1).

Contact your local Microsemi SoC Products Group representative for device availability: www.microsemi.com/soc/contact/default.aspx.

#### AGL015 and AGL030

The AGL015 and AGL030 are architecturally compatible; there are no RAM or PLL features.

# **Devices Not Recommended For New Designs**

AGL015 is not recommended for new designs.

IV Revision 27

<sup>1.</sup> AGL015 is not recommended for new designs.

<sup>2.</sup> Package not available.

C = Commercial temperature range: 0°C to 85°C junction temperature.

I = Industrial temperature range: -40°C to 100°C junction temperature.

# **Power Consumption of Various Internal Resources**

Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

				Devic	e Specific (µW/l		Power		
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015
PAC1	Clock contribution of a Global Rib	7.778	6.221	6.082	4.460	4.446	2.736	0.000	0.000
PAC2	Clock contribution of a Global Spine	4.334	3.512	2.759	2.718	1.753	1.971	3.483	3.483
PAC3	Clock contribution of a VersaTile row	1.379	1.445	1.377	1.483	1.467	1.503	1.472	1.472
PAC4	Clock contribution of a VersaTile used as a sequential module	0.151	0.149	0.151	0.149	0.149	0.151	0.146	0.146
PAC5	First contribution of a VersaTile used as a sequential module	0.057						•	
PAC6	Second contribution of a VersaTile used as a sequential module	0.207							
PAC7	Contribution of a VersaTile used as a combinatorial module	0.276	0.262	0.279	0.277	0.280	0.300	0.281	0.273
PAC8	Average contribution of a routing net	1.161	1.147	1.193	1.273	1.076	1.088	1.134	1.153
PAC9	Contribution of an I/O input pin (standard-dependent)		See Table	2-13 on pa	age 2-10 th	rough Table	e 2-15 on p	page 2-11.	
PAC10	Contribution of an I/O output pin (standard-dependent)		See Table	2-16 on pa	age 2-11 th	rough Table	e 2-18 on p	age 2-12.	
PAC11	Average contribution of a RAM block during a read operation	25.00							
PAC12	Average contribution of a RAM block during a write operation				30.	00			
PAC13	Dynamic PLL contribution				2.7	70			

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

2-12 Revision 27

Table 2-22 • Different Components Contributing to the Static Power Consumption in IGLOO Device For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage

				Device	Specific S	tatic Powe	r (mW)		
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015
PDC1	Array static power in Active mode		See Table 2-12 on page 2-9.						
PDC2	Array static power in Static (Idle) mode		See Table 2-11 on page 2-8.						
PDC3	Array static power in Flash*Freeze mode		See Table 2-9 on page 2-7.						
PDC4	Static PLL contribution				0.9	00			
PDC5	Bank quiescent power (VCCI-Dependent)			See	Table 2-12	on page 2	-9.		
PDC6	I/O input pin static power (standard-dependent)		See Table 2-13 on page 2-10 through Table 2-15 on page 2-11.						
PDC7	I/O output pin static power (standard-dependent)		See Table	2-16 on pa	ge 2-11 thr	ough Table	2-18 on p	age 2-12.	

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

Revision 27 2-15

#### Combinatorial Cells Contribution—P<sub>C-CELL</sub>

$$P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * P_{AC7} * F_{CLK}$$

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-23 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

### Routing Net Contribution—P<sub>NET</sub>

$$P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * P_{AC8} * F_{CLK}$$

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_{\text{1}}$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-23 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

### I/O Input Buffer Contribution—PINPUTS

$$P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$$

N<sub>INPLITS</sub> is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-23 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

### I/O Output Buffer Contribution—POUTPUTS

$$P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * P_{AC10} * F_{CLK}$$

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-23 on page 2-19.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 2-24 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

#### RAM Contribution—P<sub>MEMORY</sub>

$$P_{MEMORY} = P_{AC11} * N_{BLOCKS} * F_{READ-CLOCK} * \beta_2 + P_{AC12} * N_{BLOCK} * F_{WRITE-CLOCK} * \beta_3$$

N<sub>BLOCKS</sub> is the number of RAM blocks used in the design.

F<sub>READ-CLOCK</sub> is the memory read clock frequency.

 $\beta_2$  is the RAM enable rate for read operations.

F<sub>WRITE-CLOCK</sub> is the memory write clock frequency.

 $\beta_3$  is the RAM enable rate for write operations—guidelines are provided in Table 2-24 on page 2-19.

### PLL Contribution—PPLI

F<sub>CLKOUT</sub> is the output clock frequency.<sup>†</sup>

Revision 27 2-17

<sup>†</sup> If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution (P<sub>AC13</sub>\* F<sub>CLKOUT</sub> product) to the total PLL contribution.

#### Guidelines

#### Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:

```
- Bit 0 (LSB) = 100%

- Bit 1 = 50%

- Bit 2 = 25%
```

- Bit 7 (MSB) = 0.78125%
- Average toggle rate = (100% + 50% + 25% + 12.5% + ... + 0.78125%) / 8

#### **Enable Rate Definition**

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 2-23 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
$\alpha_1$	Toggle rate of VersaTile outputs	10%
$\alpha_2$	I/O buffer toggle rate	10%

Table 2-24 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
$\beta_1$	I/O output buffer enable rate	100%
$\beta_2$	RAM enable rate for read operations	12.5%
$\beta_3$	RAM enable rate for write operations	12.5%

2-18 Revision 27

### **Detailed I/O DC Characteristics**

Table 2-37 • Input Capacitance

Symbol	Definition	Conditions	Min.	Max.	Units
C <sub>IN</sub>	Input capacitance	VIN = 0, f = 1.0 MHz		8	pF
C <sub>INCLK</sub>	Input capacitance on the clock pin	VIN = 0, f = 1.0 MHz		8	pF

Table 2-38 • I/O Output Buffer Maximum Resistances<sup>1</sup>
Applicable to Advanced I/O Banks

Standard	Drive Strength	$R_{PULL-DOWN} \ \left(\Omega\right)^2$	R <sub>PULL-UP</sub> (Ω) <sup>3</sup>
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33
3.3 V LVCMOS Wide Range	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
	16 mA	20	40
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
	6 mA	67	75
	8 mA	33	37
	12 mA	33	37
1.2 V LVCMOS <sup>4</sup>	2 mA	158	164
1.2 V LVCMOS Wide Range <sup>4</sup>	100 μΑ	Same as regular 1.2 V LVCMOS	Same as regular 1.2 V LVCMOS
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

#### Notes:

2-34 Revision 27

These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

<sup>2.</sup>  $R_{(PULL-DOWN-MAX)} = (VOLspec) / I_{OLspec}$ 

<sup>3.</sup>  $R_{(PULL-UP-MAX)} = (VCCImax - VOHspec) / I_{OHspec}$ 

<sup>4.</sup> Applicable to IGLOO V2 Devices operating at VCCI ≥ VCC

Table 2-65 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard I/O Banks

3.3 V LVCMO	S Wide Range	٧	IL	٧	/IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μΑ <sup>5</sup>	μΑ <sup>5</sup>
100 μΑ	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 μΑ	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10

#### Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 4. Currents are measured at 100°C junction temperature and maximum voltage.
- 5. Currents are measured at 85°C junction temperature.
- 6. Software default selection highlighted in gray.

Table 2-66 • 3.3 V LVCMOS Wide Range AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	3.3	1.4	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

2-48 Revision 27

# **DDR Module Specifications**

# Input DDR Module




Figure 2-21 • Input DDR Timing Model

Table 2-163 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t <sub>DDRICLKQ1</sub>	Clock-to-Out Out_QR	B, D
t <sub>DDRICLKQ2</sub>	Clock-to-Out Out_QF	B, E
t <sub>DDRISUD</sub>	Data Setup Time of DDR input	A, B
t <sub>DDRIHD</sub>	Data Hold Time of DDR input	A, B
t <sub>DDRICLR2Q1</sub>	Clear-to-Out Out_QR	C, D
t <sub>DDRICLR2Q2</sub>	Clear-to-Out Out_QF	C, E
t <sub>DDRIREMCLR</sub>	Clear Removal	C, B
t <sub>DDRIRECCLR</sub>	Clear Recovery	C, B

Revision 27 2-89

# **VersaTile Characteristics**

## **VersaTile Specifications as a Combinatorial Module**

The IGLOO library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *IGLOO*, *Fusion*, *and ProASIC3 Macro Library Guide*.




Figure 2-25 • Sample of Combinatorial Cells

Revision 27 2-95



CS81		
Pin Number	AGL030 Function	
A1	IO00RSB0	
A2	IO02RSB0	
А3	IO06RSB0	
A4	IO11RSB0	
A5	IO16RSB0	
A6	IO19RSB0	
A7	IO22RSB0	
A8	IO24RSB0	
A9	IO26RSB0	
B1	IO81RSB1	
B2	IO04RSB0	
В3	IO10RSB0	
B4	IO13RSB0	
B5	IO15RSB0	
B6	IO20RSB0	
В7	IO21RSB0	
B8	IO28RSB0	
В9	IO25RSB0	
C1	IO79RSB1	
C2	IO80RSB1	
C3	IO08RSB0	
C4	IO12RSB0	
C5	IO17RSB0	
C6	IO14RSB0	
C7	IO18RSB0	
C8	IO29RSB0	
C9	IO27RSB0	
D1	IO74RSB1	
D2	IO76RSB1	
D3	IO77RSB1	
D4	VCC	
D5	VCCIB0	
D6	GND	
D7	IO23RSB0	
D8	IO31RSB0	
D9	IO30RSB0	

CS81		
Pin Number	AGL030 Function	
E1	GEB0/IO71RSB1	
E2	GEA0/IO72RSB1	
E3	GEC0/IO73RSB1	
E4	VCCIB1	
E5	VCC	
E6	VCCIB0	
E7	GDC0/IO32RSB0	
E8	GDA0/IO33RSB0	
E9	GDB0/IO34RSB0	
F1	IO68RSB1	
F2	IO67RSB1	
F3	IO64RSB1	
F4	GND	
F5	VCCIB1	
F6	IO47RSB1	
F7	IO36RSB0	
F8	IO38RSB0	
F9	IO40RSB0	
G1	IO65RSB1	
G2	IO66RSB1	
G3	IO57RSB1	
G4	IO53RSB1	
G5	IO49RSB1	
G6	IO44RSB1	
G7	IO46RSB1	
G8	VJTAG	
G9	TRST	
H1	IO62RSB1	
H2	FF/IO60RSB1	
H3	IO58RSB1	
H4	IO54RSB1	
H5	IO48RSB1	
H6	IO43RSB1	
H7	IO42RSB1	
H8	TDI	
H9	TDO	

CS81		
Pin Number	AGL030 Function	
J1	IO63RSB1	
J2	IO61RSB1	
J3	IO59RSB1	
J4	IO56RSB1	
J5	IO52RSB1	
J6	IO45RSB1	
J7	TCK	
J8	TMS	
J9	VPUMP	

4-4 Revision 27



CS121		
Pin Number	AGL060 Function	
K10	VPUMP	
K11	GDB1/IO47RSB0	
L1	VMV1	
L2	GNDQ	
L3	IO65RSB1	
L4	IO63RSB1	
L5	IO61RSB1	
L6	IO58RSB1	
L7	IO57RSB1	
L8	IO55RSB1	
L9	GNDQ	
L10	GDA0/IO50RSB0	
L11	VMV1	

4-8 Revision 27



IGLOO Low Power Flash FPGAs

	CS281		CS281		CS281
Pin Number	AGL600 Function	Pin Number	AGL600 Function	Pin Number	AGL600 Function
A1	GND	B18	VCCIB1	E13	IO46RSB0
A2	GAB0/IO02RSB0	B19	IO61NDB1	E14	GBB1/IO57RSB0
A3	GAC1/IO05RSB0	C1	GAB2/IO173PPB3	E15	IO62NPB1
A4	IO07RSB0	C2	IO174NPB3	E16	IO63PPB1
A5	IO10RSB0	C6	IO12RSB0	E18	IO64PPB1
A6	IO14RSB0	C14	IO50RSB0	E19	IO65NPB1
A7	IO18RSB0	C18	IO60NPB1	F1	IO168NPB3
A8	IO21RSB0	C19	GBB2/IO61PDB1	F2	GND
A9	IO22RSB0	D1	IO170PPB3	F3	IO169PPB3
A10	VCCIB0	D2	IO172NPB3	F4	IO170NPB3
A11	IO33RSB0	D4	GAA0/IO00RSB0	F5	IO173NPB3
A12	IO40RSB0	D5	GAA1/IO01RSB0	F15	IO63NPB1
A13	IO37RSB0	D6	IO09RSB0	F16	IO65PPB1
A14	IO48RSB0	D7	IO16RSB0	F17	IO64NPB1
A15	IO51RSB0	D8	IO19RSB0	F18	GND
A16	IO53RSB0	D9	IO26RSB0	F19	IO68PPB1
A17	GBC1/IO55RSB0	D10	GND	G1	IO167NPB3
A18	GBA0/IO58RSB0	D11	IO34RSB0	G2	IO165NDB3
A19	GND	D12	IO45RSB0	G4	IO168PPB3
B1	GAA2/IO174PPB3	D13	IO49RSB0	G5	IO167PPB3
B2	VCCIB0	D14	IO47RSB0	G7	GAC2/IO172PPB3
В3	GAB1/IO03RSB0	D15	GBB0/IO56RSB0	G8	VCCIB0
B4	GAC0/IO04RSB0	D16	GBA2/IO60PPB1	G9	IO28RSB0
B5	IO06RSB0	D18	GBC2/IO62PPB1	G10	IO32RSB0
В6	GND	D19	IO66NPB1	G11	IO43RSB0
В7	IO15RSB0	E1	IO169NPB3	G12	VCCIB0
B8	IO20RSB0	E2	IO171PPB3	G13	IO66PPB1
В9	IO23RSB0	E4	IO171NPB3	G15	IO67NDB1
B10	IO24RSB0	E5	IO08RSB0	G16	IO67PDB1
B11	IO36RSB0	E6	IO11RSB0	G18	GCC0/IO69NPB1
B12	IO35RSB0	E7	IO13RSB0	G19	GCB1/IO70PPB1
B13	IO44RSB0	E8	IO17RSB0	H1	GFB0/IO163NPB3
B14	GND	E9	IO25RSB0	H2	IO165PDB3
B15	IO52RSB0	E10	IO30RSB0	H4	GFC1/IO164PPB3
B16	GBC0/IO54RSB0	E11	IO41RSB0	H5	GFB1/IO163PPB3
B17	GBA1/IO59RSB0	E12	IO42RSB0	H7	VCCIB3

Revision 27 4-17



IGLOO Low Power Flash FPGAs

FG144		
Pin Number	AGL250 Function	
A1	GNDQ	
A2	VMV0	
A3	GAB0/IO02RSB0	
A4	GAB1/IO03RSB0	
A5	IO16RSB0	
A6	GND	
A7	IO29RSB0	
A8	VCC	
A9	IO33RSB0	
A10	GBA0/IO39RSB0	
A11	GBA1/IO40RSB0	
A12	GNDQ	
B1	GAB2/IO117UDB3	
B2	GND	
В3	GAA0/IO00RSB0	
B4	GAA1/IO01RSB0	
B5	IO14RSB0	
B6	IO19RSB0	
B7	IO22RSB0	
B8	IO30RSB0	
B9	GBB0/IO37RSB0	
B10	GBB1/IO38RSB0	
B11	GND	
B12	VMV1	
C1	IO117VDB3	
C2	GFA2/IO107PPB3	
C3	GAC2/IO116UDB3	
C4	VCC	
C5	IO12RSB0	
C6	IO17RSB0	
C7	IO24RSB0	
C8	IO31RSB0	
C9	IO34RSB0	
C10	GBA2/IO41PDB1	
C11	IO41NDB1	
C12	GBC2/IO43PPB1	

FG144		
Pin Number	AGL250 Function	
D1	IO112NDB3	
D2	IO112PDB3	
D3	IO116VDB3	
D4	GAA2/IO118UPB3	
D5	GAC0/IO04RSB0	
D6	GAC1/IO05RSB0	
D7	GBC0/IO35RSB0	
D8	GBC1/IO36RSB0	
D9	GBB2/IO42PDB1	
D10	IO42NDB1	
D11	IO43NPB1	
D12	GCB1/IO49PPB1	
E1	VCC	
E2	GFC0/IO110NDB3	
E3	GFC1/IO110PDB3	
E4	VCCIB3	
E5	IO118VPB3	
E6	VCCIB0	
E7	VCCIB0	
E8	GCC1/IO48PDB1	
E9	VCCIB1	
E10	VCC	
E11	GCA0/IO50NDB1	
E12	IO51NDB1	
F1	GFB0/IO109NPB3	
F2	VCOMPLF	
F3	GFB1/IO109PPB3	
F4	IO107NPB3	
F5	GND	
F6	GND	
F7	GND	
F8	GCC0/IO48NDB1	
F9	GCB0/IO49NPB1	
F10	GND	
F11	GCA1/IO50PDB1	
F12	GCA2/IO51PDB1	

FG144		
Pin Number   AGL250 Function		
G1		
	GFA1/IO108PPB3	
G2	GND	
G3	VCCPLF	
G4	GFA0/IO108NPB3	
G5	GND	
G6	GND	
G7	GND	
G8	GDC1/IO58UPB1	
G9	IO53NDB1	
G10	GCC2/IO53PDB1	
G11	IO52NDB1	
G12	GCB2/IO52PDB1	
H1	VCC	
H2	GFB2/IO106PDB3	
H3	GFC2/IO105PSB3	
H4	GEC1/IO100PDB3	
H5	VCC	
H6	IO79RSB2	
H7	IO65RSB2	
H8	GDB2/IO62RSB2	
H9	GDC0/IO58VPB1	
H10	VCCIB1	
H11	IO54PSB1	
H12	VCC	
J1	GEB1/IO99PDB3	
J2	IO106NDB3	
J3	VCCIB3	
J4	GEC0/IO100NDB3	
J5	IO88RSB2	
J6	IO81RSB2	
J7	VCC	
J8	TCK	
J9	GDA2/IO61RSB2	
J10	TDO	
J11	GDA1/IO60UDB1	
J12	GDB1/IO59UDB1	



FG484		
Pin Number	AGL400 Function	
E13	IO38RSB0	
E14	IO42RSB0	
E15	GBC1/IO55RSB0	
E16	GBB0/IO56RSB0	
E17	IO44RSB0	
E18	GBA2/IO60PDB1	
E19	IO60NDB1	
E20	GND	
E21	NC	
E22	NC	
F1	NC	
F2	NC	
F3	NC	
F4	IO154VDB3	
F5	IO155VDB3	
F6	IO11RSB0	
F7	IO07RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO20RSB0	
F11	IO24RSB0	
F12	IO33RSB0	
F13	IO39RSB0	
F14	IO45RSB0	
F15	GBC0/IO54RSB0	
F16	IO48RSB0	
F17	VMV0	
F18	IO61NPB1	
F19	IO63PDB1	
F20	NC	
F21	NC	
F22	NC	
G1	NC	
G2	NC	
G3	NC	
G4	IO151VDB3	

4-68 Revision 27



FG484		
	AGL400 Function	
M3	NC	
M4	GFA2/IO144PPB3	
M5	GFA1/IO145PDB3	
M6	VCCPLF	
M7	IO143NDB3	
M8	GFB2/IO143PDB3	
M9	VCC	
M10	GND	
M11	GND	
M12	GND	
M13	GND	
M14	VCC	
M15	GCB2/IO71PPB1	
M16	GCA1/IO69PPB1	
M17	GCC2/IO72PPB1	
M18	NC	
M19	GCA2/IO70PDB1	
M20	NC	
M21	NC	
M22	NC	
N1	NC	
N2	NC	
N3	NC	
N4	GFC2/IO142PDB3	
N5	IO144NPB3	
N6	IO141PPB3	
N7	IO120RSB2	
N8	VCCIB3	
N9	VCC	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	VCC	
N15	VCCIB1	
N16	IO71NPB1	
	.57 51	

4-72 Revision 27



FG484		
Pin Number	AGL400 Function	
R9	VCCIB2	
R10	VCCIB2	
R11	IO108RSB2	
R12	IO101RSB2	
R13	VCCIB2	
R14	VCCIB2	
R15	VMV2	
R16	IO83RSB2	
R17	GDB1/IO78UPB1	
R18	GDC1/IO77UDB1	
R19	IO75NDB1	
R20	VCC	
R21	NC	
R22	NC	
T1	NC	
T2	NC	
Т3	NC	
T4	IO140NDB3	
T5	IO138PPB3	
T6	GEC1/IO137PPB3	
T7	IO131RSB2	
Т8	GNDQ	
Т9	GEA2/IO134RSB2	
T10	IO117RSB2	
T11	IO111RSB2	
T12	IO99RSB2	
T13	IO94RSB2	
T14	IO87RSB2	
T15	GNDQ	
T16	IO93RSB2	
T17	VJTAG	
T18	GDC0/IO77VDB1	
T19	GDA1/IO79UDB1	
T20	NC	
T21	NC	
T22	NC	

4-74 Revision 27

FG484		
Pin Number	AGL600 Function	
G5	IO171PDB3	
G6	GAC2/IO172PDB3	
G7	IO06RSB0	
G8	GNDQ	
G9	IO10RSB0	
G10	IO19RSB0	
G11	IO26RSB0	
G12	IO30RSB0	
G13	IO40RSB0	
G14	IO45RSB0	
G15	GNDQ	
G16	IO50RSB0	
G17	GBB2/IO61PPB1	
G18	IO53RSB0	
G19	IO63NDB1	
G20	NC	
G21	NC	
G22	NC	
H1	NC	
H2	NC	
H3	VCC	
H4	IO166PDB3	
H5	IO167NPB3	
H6	IO172NDB3	
H7	IO169NDB3	
H8	VMV0	
H9	VCCIB0	
H10	VCCIB0	
H11	IO25RSB0	
H12	IO31RSB0	
H13	VCCIB0	
H14	VCCIB0	
H15	VMV1	
H16	GBC2/IO62PDB1	
H17	IO67PPB1	
H18	IO64PPB1	

Revision 27 4-81

FG484		
Pin Number	AGL1000 Function	
K11	GND	
K12	GND	
K12		
	GND	
K14	VCC	
K15	VCCIB1	
K16	GCC1/IO91PPB1	
K17	IO90NPB1	
K18	IO88PDB1	
K19	IO88NDB1	
K20	IO94NPB1	
K21	IO98NDB1	
K22	IO98PDB1	
L1	NC	
L2	IO200PDB3	
L3	IO210NPB3	
L4	GFB0/IO208NPB3	
L5	GFA0/IO207NDB3	
L6	GFB1/IO208PPB3	
L7	VCOMPLF	
L8	GFC0/IO209NPB3	
L9	VCC	
L10	GND	
L11	GND	
L12	GND	
L13	GND	
L14	VCC	
L15	GCC0/IO91NPB1	
L16	GCB1/IO92PPB1	
L17	GCA0/IO93NPB1	
L18	IO96NPB1	
L19	GCB0/IO92NPB1	
L20	IO97PDB1	
L21	IO97NDB1	
L22	IO99NPB1	
M1	NC	
M2	IO200NDB3	
IVI∠	IOZUUNDOS	

Revision 27 4-97



### IGLOO Low Power Flash FPGAs

Revision	Changes	Page
Revision 23 (December 2012)	The "IGLOO Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43173).	III
	The note in Table 2-189 · IGLOO CCC/PLL Specification and Table 2-190 · IGLOO CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42564). Additionally, note regarding SSOs was added.	2-115, 2-116
	Live at Power-Up (LAPU) has been replaced with 'Instant On'.	NA
Revision 22 (September 2012)	The "Security" section was modified to clarify that Microsemi does not support readback of programmed data.	1-2
	Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40271).	N/A
Revision 21 (May 2012)	Under AGL125, in the Package Pin list, CS121 was incorrectly added to the datasheet in revision 19 and has been removed (SAR 38217).	I to IV
	Corrected the inadvertent error for Max Values for LVPECL VIH and revised the same to '3.6' in Table 2-151 · Minimum and Maximum DC Input and Output Levels (SAR 37685).	2-82
	Figure 2-38 • FIFO Read and Figure 2-39 • FIFO Write have been added (SAR 34841).	2-127
	The following sentence was removed from the VMVx description in the "Pin Descriptions" section: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38317). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1

Revision 27 5-2

Revision	Changes	Page
Revision 21 (continued)	Pin description table for AGL125 CS121 was removed as it was incorrectly added to the datasheet in revision 19 (SAR 38217).	-
Revision 20 (March 2012)	Notes indicating that AGL015 is not recommended for new designs have been added. The "Devices Not Recommended For New Designs" section is new (SAR 35015).	I to IV
	Notes indicating that device/package support is TBD for AGL250-QN132 and AGL060-FG144 have been reinserted (SAR 33689).	I to IV
	Values for the power data for PAC1, PAC2, PAC3, PAC4, PAC7, and PAC8 were revised in Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices and Table 2-21 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices to match the SmartPower tool in Libero software version 9.0 SP1 and Power Calculator spreadsheet v7a released on 08/10/2010 (SAR 33768).	2-15
	The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—PCLOCK" section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>IGLOO FPGA Fabric User Guide</i> (SAR 34730).	
	Figure 2-4 • Input Buffer Timing Model and Delays (example) has been modified for the DIN waveform; the Rise and Fall time label has been changed to t <sub>DIN</sub> (SAR 37104).	2-21
	<ul> <li>Added missing characteristics for 3.3 V LVCMOS, 3.3 V LVCMOS Wide range, 1.2 V LVCMOS, and 1.2 V LVCMOS Wide range to the following tables:</li> <li>Table 2-38, Table 2-39, Table 2-40, Table 2-42, Table 2-43, and Table 2-44 (SARs 33854 and 36891)</li> <li>Table 2-63, Table 2-64, and Table 2-65 (SAR 33854)</li> <li>Table 2-127, Table 2-128, Table 2-129, Table 2-137, Table 2-138, and Table 2-139</li> </ul>	2-40, 2-47 to 2-49, 2-74, 2-77, and
	(SAR 36891).	
	AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match Table 2-50 · AC Waveforms, Measuring Points, and Capacitive Loads (SAR 34878).	
	Added values for minimum pulse width and removed the FRMAX row from Table 2-173 through Table 2-188 in the "Global Tree Timing Characteristics" section. Use the software to determine the FRMAX for the device you are using (SAR 29271).	
Revision 19 (September 2011)	CS121 was added to the product tables in the "IGLOO Low Power Flash FPGAs" section for AGL125 (SAR 22737). CS81 was added for AGL250 (SAR 22737).	I
	Notes indicating that device/package support is TBD for AGL250-QN132 and AGL060-FG144 have been removed (SAR 33689).	I to IV
	M1AGL400 was removed from the "I/Os Per Package1" table. This device was discontinued in April 2009 (SAR 32450).	II
	Dimensions for the QN48 package were added to Table 1 • IGLOO FPGAs Package Sizes Dimensions (SAR 30537).	II
	The Y security option and Licensed DPA Logo were added to the "IGLOO Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).	
	The "In-System Programming (ISP) and Security" section and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	

5-3 Revision 27