



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1536
Total RAM Bits	18432
Number of I/O	96
Number of Gates	60000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	121-VFBGA, CSBGA
Supplier Device Package	121-CSP (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/agl060v5-cs121

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1 – IGLOO Device Family Overview

## **General Description**

The IGLOO family of flash FPGAs, based on a 130-nm flash process, offers the lowest power FPGA, a single-chip solution, small footprint packages, reprogrammability, and an abundance of advanced features.

The Flash\*Freeze technology used in IGLOO devices enables entering and exiting an ultra-low power mode that consumes as little as 5 µW while retaining SRAM and register data. Flash\*Freeze technology simplifies power management through I/O and clock management with rapid recovery to operation mode.

The Low Power Active capability (static idle) allows for ultra-low power consumption (from 12  $\mu$ W) while the IGLOO device is completely functional in the system. This allows the IGLOO device to control system power management based on external inputs (e.g., scanning for keyboard stimulus) while consuming minimal power.

Nonvolatile flash technology gives IGLOO devices the advantage of being a secure, low power, singlechip solution that is Instant On. IGLOO is reprogrammable and offers time-to-market benefits at an ASIClevel unit cost.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

IGLOO devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). The AGL015 and AGL030 devices have no PLL or RAM support. IGLOO devices have up to 1 million system gates, supported with up to 144 kbits of true dual-port SRAM and up to 300 user I/Os.

M1 IGLOO devices support the high-performance, 32-bit Cortex-M1 processor developed by ARM for implementation in FPGAs. Cortex-M1 is a soft processor that is fully implemented in the FPGA fabric. It has a three-stage pipeline that offers a good balance between low power consumption and speed when implemented in an M1 IGLOO device. The processor runs the ARMv6-M instruction set, has a configurable nested interrupt controller, and can be implemented with or without the debug block. Cortex-M1 is available for free from Microsemi for use in M1 IGLOO FPGAs.

The ARM-enabled devices have ordering numbers that begin with M1AGL and do not support AES decryption.

## Flash\*Freeze Technology

The IGLOO device offers unique Flash\*Freeze technology, allowing the device to enter and exit ultra-low power Flash\*Freeze mode. IGLOO devices do not need additional components to turn off I/Os or clocks while retaining the design information, SRAM content, and registers. Flash\*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of IGLOO V2 devices to support a wide range of core voltage (1.2 V to 1.5 V) allows further reduction in power consumption, thus achieving the lowest total system power.

When the IGLOO device enters Flash\*Freeze mode, the device automatically shuts off the clocks and inputs to the FPGA core; when the device exits Flash\*Freeze mode, all activity resumes and data is retained.

The availability of low power modes, combined with reprogrammability, a single-chip and single-voltage solution, and availability of small-footprint, high pin-count packages, make IGLOO devices the best fit for portable electronics.

## Wide Range I/O Support

IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

## Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
- 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-5 on page 1-9).
- 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
  - 1 I/O is set to drive out logic High
  - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

Table 2-26 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings
Applicable to Standard Plus I/O Banks

		Equivalent			VIL	VIH		VOL	VOH	l <sub>OL</sub>	I <sub>OH</sub>
I/O Standard	Drive Strength	Software Default Drive Strength Option <sup>2</sup>	Slew Rate	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range <sup>3</sup>	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VDD-0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4
1.2 V LVCMOS <sup>4</sup>	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.26	0.25 * VCCI	0.75 * VCCI	2	2
1.2 V LVCMOS Wide Range <sup>4</sup>	100 μΑ	2 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	1.575	0.1	VCCI - 0.1	0.1	0.1
3.3 V PCI					Per P	CI specification	ons				•
3.3 V PCI-X					Per PC	CI-X specificat	ions				

## Notes:

- 1. Currents are measured at 85°C junction temperature.
- 2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \,\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 3. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 4. Applicable to V2 Devices operating at VCCI ≥ VCC.
- 5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

2-24 Revision 27

Table 2-40 • I/O Output Buffer Maximum Resistances<sup>1</sup>
Applicable to Standard I/O Banks

Standard	Drive Strength	$R_{PULL-DOWN} \ \left(\Omega\right)^2$	$R_{PULL ext{-}UP} \ \left(\Omega ight)^3$
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
3.3 V LVCMOS Wide Range	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
1.5 V LVCMOS	2 mA	200	224
1.2 V LVCMOS	1 mA	158	164
1.2 V LVCMOS Wide Range <sup>4</sup>	100 μΑ	Same as regular 1.2 V LVCMOS	Same as regular 1.2 V LVCMOS

## Notes:

Table 2-41 • I/O Weak Pull-Up/Pull-Down Resistances
Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R <sub>(WEAK PI</sub>	JLL-UP) <sup>1</sup>	$R_{(WEAK\;PULL ext{-}DOWN)}^2$ ( $\Omega$ )				
vccı	Min.	Max.	Min.	Max.			
3.3 V	10 K	45 K	10 K	45 K			
3.3 V Wide Range I/Os	10 K	45 K	10 K	45 K			
2.5 V	11 K	55 K	12 K	74 K			
1.8 V	18 K	70 K	17 K	110 K			
1.5 V	19 K	90 K	19 K	140 K			
1.2 V	25 K	110 K	25 K	150 K			
1.2 V Wide Range I/Os	19 K	110 K	19 K	150 K			

## Notes:

2-36 Revision 27

<sup>1.</sup> These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

<sup>2.</sup>  $R_{(PULL-DOWN-MAX)} = (VOLspec) / I_{OLspec}$ 

<sup>3.</sup> R<sub>(PULL-UP-MAX)</sub> = (VCCImax - VOHspec) / I<sub>OHspec</sub>

<sup>1.</sup>  $R_{(WEAK\ PULL-UP-MAX)} = (VCCImax - VOHspec) / I_{(WEAK\ PULL-UP-MIN)}$ 

<sup>2.</sup>  $R_{(WEAK PULLDOWN-MAX)} = (VOLspec) / I_{(WEAK PULLDOWN-MIN)}$ 

## 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-95 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	4	4	17	22	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	35	44	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	45	51	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12	91	74	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	16	16	91	74	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-96 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

1.8 V LVCMOS	VIL		VIH		VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mΑ	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	4	4	17	22	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	35	44	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	35	44	10	10

## Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-107 • 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	1.55	6.32	0.26	1.11	1.10	6.43	5.81	2.47	2.16	12.22	11.60	ns
4 mA	Std.	1.55	5.27	0.26	1.11	1.10	5.35	5.01	2.78	2.92	11.14	10.79	ns
6 mA	Std.	1.55	4.56	0.26	1.11	1.10	4.64	4.44	3.00	3.30	10.42	10.22	ns
8 mA	Std.	1.55	4.56	0.26	1.11	1.10	4.64	4.44	3.00	3.30	10.42	10.22	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-108 • 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	1.55	3.22	0.26	1.11	1.10	3.26	3.18	2.47	2.20	9.05	8.97	ns
4 mA	Std.	1.55	2.72	0.26	1.11	1.10	2.75	2.50	2.78	3.01	8.54	8.29	ns
6 mA	Std.	1.55	2.43	0.26	1.11	1.10	2.47	2.16	2.99	3.39	8.25	7.94	ns
8 mA	Std.	1.55	2.43	0.26	1.11	1.10	2.47	2.16	2.99	3.39	8.25	7.94	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-109 • 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	1.55	6.13	0.26	1.08	1.10	6.24	5.79	2.08	1.78	ns
4 mA	Std.	1.55	5.17	0.26	1.08	1.10	5.26	4.98	2.38	2.54	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-110 • 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	3.06	0.26	1.08	1.10	3.10	3.01	2.08	1.83	3.06	ns
4 mA	Std.	2.60	0.26	1.08	1.10	2.64	2.33	2.38	2.62	2.60	ns

### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-123 • 1.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V

Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	1.55	6.43	0.26	1.27	1.10	6.54	5.95	2.82	2.83	12.32	11.74	ns
4 mA	Std.	1.55	5.59	0.26	1.27	1.10	5.68	5.27	3.07	3.27	11.47	11.05	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

# Table 2-124 • 1.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	1.55	3.02	0.26	1.27	1.10	3.07	2.81	2.82	2.92	8.85	8.59	ns
4 mA	Std.	1.55	2.68	0.26	1.27	1.10	2.72	2.39	3.07	3.37	8.50	8.18	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-125 • 1.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	1.55	6.35	0.26	1.22	1.10	6.46	5.93	2.40	2.46	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

# Table 2-126 • 1.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	1.55	2.92	0.26	1.22	1.10	2.96	2.60	2.40	2.56	ns

## Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-70 Revision 27

## **Output Enable Register**




Figure 2-20 • Output Enable Register Timing Diagram

## **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-161 • Output Enable Register Propagation Delays

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	0.75	ns
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	0.51	ns
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	0.00	ns
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	0.73	ns
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	1.13	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	1.13	ns
toeremclr	Asynchronous Clear Removal Time for the Output Enable Register	0.00	ns
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	ns
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	ns
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register		ns
t <sub>OECKMPWH</sub>	Clock Minimum Pulse Width High for the Output Enable Register	0.31	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## **Global Tree Timing Characteristics**

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

## **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-173 • AGL015 Global Resource

Commercial-Case Conditions: T<sub>.I</sub> = 70°C, VCC = 1.425 V

			Std.		
Parameter	Description	Min.	Max. <sup>2</sup>	Units	
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.42	ns	
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.49	ns	
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns	
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns	
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns	

#### Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-174 • AGL030 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		s	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.42	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns

## Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-102 Revision 27

Table 2-187 • AGL600 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

	Std.		td.		
Parameter	Description		Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		2.22	2.67	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		2.32	2.93	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock		1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock		1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.61	ns

#### Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-188 • AGL1000 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

			S		
Parameter	Description		Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		2.31	2.76	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		2.42	3.03	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock		1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock		1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.61	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## 1.2 V DC Core Voltage

Table 2-193 • RAM4K9

Commercial-Case Conditions:  $T_J = 70$ °C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	1.53	ns
t <sub>AH</sub>	Address hold time	0.29	ns
t <sub>ENS</sub>	REN WEN setup time	1.50	ns
t <sub>ENH</sub>	REN, WEN hold time	0.29	ns
t <sub>BKS</sub>	BLK setup time	3.05	ns
t <sub>BKH</sub>	BLK hold time	0.29	ns
t <sub>DS</sub>	Input data (DIN) setup time	1.33	ns
t <sub>DH</sub>	Input data (DIN) hold time	0.66	ns
t <sub>CKQ1</sub>	Clock High to new data valid on DOUT (output retained, WMODE = 0)	6.61	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	5.72	ns
t <sub>CKQ2</sub>	Clock High to new data valid on DOUT (pipelined)	3.38	ns
t <sub>C2CWWL</sub> 1	Address collision clk-to-clk delay for reliable write after write on same address - Applicable to Closing Edge	0.30	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address – Applicable to Opening Edge	0.89	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address – Applicable to Opening Edge	1.01	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on DOUT (flow-through)	3.86	ns
	RESET Low to data out Low on DOUT (pipelined)	3.86	ns
t <sub>REMRSTB</sub>	RESET removal	1.12	ns
t <sub>RECRSTB</sub>	RESET recovery	5.93	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	1.18	ns
t <sub>CYC</sub>	Clock cycle time	10.90	ns
F <sub>MAX</sub>	Maximum frequency	92	MHz

### Notes:

- 1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## 3 - Pin Descriptions

## **Supply Pins**

#### GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

## GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

## VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO V5 devices, and 1.2 V or 1.5 V for IGLOO V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For IGLOO V2 devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

## VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on IGLOO devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

## VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

### VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V.

- 1.5 V for IGLOO V5 devices
- 1.2 V or 1.5 V for IGLOO V2 devices

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the IGLOO FPGA Fabric User Guide for a complete board solution for the PLL analog power supply and ground.

• There is one VCCPLF pin on IGLOO devices.

#### VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on IGLOO devices.



IGLOO Low Power Flash FPGAs

	QN132
Pin Number	AGL125 Function
A1	GAB2/IO69RSB1
A2	IO130RSB1
A3	VCCIB1
A4	GFC1/IO126RSB1
A5	GFB0/IO123RSB1
A6	VCCPLF
A7	GFA1/IO121RSB1
A8	GFC2/IO118RSB1
A9	IO115RSB1
A10	VCC
A11	GEB1/IO110RSB1
A12	GEA0/IO107RSB1
A13	GEC2/IO104RSB1
A14	IO100RSB1
A15	VCC
A16	IO99RSB1
A17	IO96RSB1
A18	IO94RSB1
A19	IO91RSB1
A20	IO85RSB1
A21	IO79RSB1
A22	VCC
A23	GDB2/IO71RSB1
A24	TDI
A25	TRST
A26	GDC1/IO61RSB0
A27	VCC
A28	IO60RSB0
A29	GCC2/IO59RSB0
A30	GCA2/IO57RSB0
A31	GCA0/IO56RSB0
A32	GCB1/IO53RSB0
A33	IO49RSB0
A34	VCC
A35	IO44RSB0
A36	GBA2/IO41RSB0

	QN132
Pin Number	AGL125 Function
A37	GBB1/IO38RSB0
A38	GBC0/IO35RSB0
A39	VCCIB0
A40	IO28RSB0
A41	IO22RSB0
A42	IO18RSB0
A43	IO14RSB0
A44	IO11RSB0
A45	IO07RSB0
A46	VCC
A47	GAC1/IO05RSB0
A48	GAB0/IO02RSB0
B1	IO68RSB1
B2	GAC2/IO131RSB1
В3	GND
B4	GFC0/IO125RSB1
B5	VCOMPLF
В6	GND
B7	GFB2/IO119RSB1
B8	IO116RSB1
B9	GND
B10	GEB0/IO109RSB1
B11	VMV1
B12	FF/GEB2/IO105RSB1
B13	IO101RSB1
B14	GND
B15	IO98RSB1
B16	IO95RSB1
B17	GND
B18	IO87RSB1
B19	IO81RSB1
B20	GND
B21	GNDQ
B22	TMS
B23	TDO
B24	GDC0/IO62RSB0

QN132				
Pin Number	AGL125 Function			
B25	GND			
B26	NC			
B27	GCB2/IO58RSB0			
B28	GND			
B29	GCB0/IO54RSB0			
B30	GCC1/IO51RSB0			
B31	GND			
B32	GBB2/IO43RSB0			
B33	VMV0			
B34	GBA0/IO39RSB0			
B35	GBC1/IO36RSB0			
B36	GND			
B37	IO26RSB0			
B38	IO21RSB0			
B39	GND			
B40	IO13RSB0			
B41	IO08RSB0			
B42	GND			
B43	GAC0/IO04RSB0			
B44	GNDQ			
C1	GAA2/IO67RSB1			
C2	IO132RSB1			
C3	VCC			
C4	GFB1/IO124RSB1			
C5	GFA0/IO122RSB1			
C6	GFA2/IO120RSB1			
C7	IO117RSB1			
C8	VCCIB1			
C9	GEA1/IO108RSB1			
C10	GNDQ			
C11	GEA2/IO106RSB1			
C12	IO103RSB1			
C13	VCCIB1			
C14	IO97RSB1			
C15	IO93RSB1			
C16	IO89RSB1			



Pin Number         AGL400 Function           AA15         NC           AA16         NC           AA17         NC           AA18         NC           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3	FG484				
AA15 NC AA16 NC AA17 NC AA18 NC AA19 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2 AB4 NC AB6 IO121RSB2 AB7 IO119RSB2 AB8 IO114RSB2 AB9 IO109RSB2 AB10 NC AB11 NC AB12 IO104RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB16 IO91RSB2 AB19 NC AB15 NC AB16 IO91RSB2 AB10 NC AB15 NC AB16 IO91RSB2 AB10 NC AB15 NC AB16 IO91RSB2 AB10 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC	Pin Number				
AA16 NC AA17 NC AA18 NC AA19 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2 AB4 NC AB5 NC AB6 IO121RSB2 AB7 IO119RSB2 AB8 IO114RSB2 AB9 IO109RSB2 AB10 NC AB11 NC AB11 NC AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB19 NC AB19 NC AB19 NC AB19 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC	AA15	NC			
AA18         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC					
AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AA17	NC			
AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AA18	NC			
AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AA19	NC			
AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AA20	NC			
AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AA21	VCCIB1			
AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC		GND			
AB2         GND           AB3         VCCIB2           AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB1	GND			
AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB2				
AB4         NC           AB5         NC           AB6         IO121RSB2           AB7         IO119RSB2           AB8         IO114RSB2           AB9         IO109RSB2           AB10         NC           AB11         NC           AB12         IO104RSB2           AB13         IO103RSB2           AB14         NC           AB15         NC           AB16         IO91RSB2           AB17         IO90RSB2           AB18         NC           AB19         NC           AB20         VCCIB2           AB21         GND           AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB3	VCCIB2			
AB6 IO121RSB2 AB7 IO119RSB2 AB8 IO114RSB2 AB9 IO109RSB2 AB10 NC AB11 NC AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC	AB4	NC			
AB7 IO119RSB2 AB8 IO114RSB2 AB9 IO109RSB2 AB10 NC AB11 NC AB11 NC AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC	AB5	NC			
AB8 IO114RSB2 AB9 IO109RSB2 AB10 NC AB11 NC AB11 NC AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC B5 NC	AB6	IO121RSB2			
AB9 IO109RSB2  AB10 NC  AB11 NC  AB12 IO104RSB2  AB13 IO103RSB2  AB14 NC  AB15 NC  AB16 IO91RSB2  AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB7	IO119RSB2			
AB10 NC  AB11 NC  AB12 IO104RSB2  AB13 IO103RSB2  AB14 NC  AB15 NC  AB16 IO91RSB2  AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB8	IO114RSB2			
AB11 NC AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC B5 NC	AB9	IO109RSB2			
AB12 IO104RSB2 AB13 IO103RSB2 AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC B5 NC	AB10	NC			
AB13 IO103RSB2  AB14 NC  AB15 NC  AB16 IO91RSB2  AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB11	NC			
AB14 NC AB15 NC AB16 IO91RSB2 AB17 IO90RSB2 AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC B5 NC	AB12	IO104RSB2			
AB15 NC  AB16 IO91RSB2  AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB13	IO103RSB2			
AB16 IO91RSB2  AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB14	NC			
AB17 IO90RSB2  AB18 NC  AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB15	NC			
AB18 NC AB19 NC AB20 VCCIB2 AB21 GND AB22 GND B1 GND B2 VCCIB3 B3 NC B4 NC B5 NC	AB16	IO91RSB2			
AB19 NC  AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB17	IO90RSB2			
AB20 VCCIB2  AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB18	NC			
AB21 GND  AB22 GND  B1 GND  B2 VCCIB3  B3 NC  B4 NC  B5 NC	AB19	NC			
AB22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB20	VCCIB2			
B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB21	GND			
B2         VCCIB3           B3         NC           B4         NC           B5         NC	AB22	GND			
B3         NC           B4         NC           B5         NC	B1	GND			
B4 NC B5 NC	B2	VCCIB3			
B5 NC	В3	NC			
	B4	NC			
B6 NC	B5	NC			
	B6	NC			



IGLOO Low Power Flash FPGAs

	FG484
Pin Number	AGL600 Function
A1	GND
A2	GND
A3	VCCIB0
A4	NC
A5	NC
A6	IO09RSB0
A7	IO15RSB0
A8	NC
A9	NC
A10	IO22RSB0
A11	IO23RSB0
A12	IO29RSB0
A13	IO35RSB0
A14	NC
A15	NC
A16	IO46RSB0
A17	IO48RSB0
A18	NC
A19	NC
A20	VCCIB0
A21	GND
A22	GND
AA1	GND
AA2	VCCIB3
AA3	NC
AA4	NC
AA5	NC
AA6	IO135RSB2
AA7	IO133RSB2
AA8	NC
AA9	NC
AA10	NC
AA11	NC
AA12	NC
AA13	NC
AA14	NC

FG484	
Pin Number	AGL600 Function
AA15	NC
AA16	IO101RSB2
AA17	NC
AA18	NC
AA19	NC
AA20	NC
AA21	VCCIB1
AA22	GND
AB1	GND
AB2	GND
AB3	VCCIB2
AB4	NC
AB5	NC
AB6	IO130RSB2
AB7	IO128RSB2
AB8	IO122RSB2
AB9	IO116RSB2
AB10	NC
AB11	NC
AB12	IO113RSB2
AB13	IO112RSB2
AB14	NC
AB15	NC
AB16	IO100RSB2
AB17	IO95RSB2
AB18	NC
AB19	NC
AB20	VCCIB2
AB21	GND
AB22	GND
B1	GND
B2	VCCIB3
В3	NC
B4	NC
B5	NC
B6	IO08RSB0

FG484	
Pin Number	AGL600 Function
B7	IO12RSB0
B8	NC NC
B9	NC
B10	IO17RSB0
B11	NC NC
B12	NC
B13	IO36RSB0
B14	NC
B15	NC
B16	IO47RSB0
B17	IO49RSB0
B18	NC
B19	NC
B20	NC
B21	VCCIB1
B22	GND
C1	VCCIB3
C2	NC
C3	NC
C4	NC
C5	GND
C6	NC
C7	NC
C8	VCC
C9	VCC
C10	NC
C11	NC
C12	NC
C13	NC
C14	VCC
C15	VCC
C16	NC
C17	NC
C18	GND
C19	NC
C20	NC

FG484	
Pin Number   AGL600 Function	
R9	VCCIB2
R10	VCCIB2
R11	IO117RSB2
R12	IO110RSB2
R13	VCCIB2
R14	VCCIB2
R15	VMV2
R16	IO94RSB2
R17	GDB1/IO87PPB1
R18	GDC1/IO86PDB1
R19	IO84NDB1
R20	VCC
R21	IO81NDB1
R22	IO82PDB1
T1	IO152PDB3
T2	IO152NDB3
Т3	NC
T4	IO150NDB3
T5	IO147PPB3
T6	GEC1/IO146PPB3
T7	IO140RSB2
Т8	GNDQ
Т9	GEA2/IO143RSB2
T10	IO126RSB2
T11	IO120RSB2
T12	IO108RSB2
T13	IO103RSB2
T14	IO99RSB2
T15	GNDQ
T16	IO92RSB2
T17	VJTAG
T18	GDC0/IO86NDB1
T19	GDA1/IO88PDB1
T20	NC
T21	IO83PDB1
T22	IO82NDB1

4-86 Revision 27

FG484	
Pin Number	AGL600 Function
V15	IO96RSB2
	.000.1022
V16	GDB2/IO90RSB2
V17	TDI
V18	GNDQ
V19	TDO
V20	GND
V21	NC
V22	NC
W1	NC
W2	IO148PDB3
W3	NC
W4	GND
W5	IO137RSB2
W6	FF/GEB2/IO142RSB2
W7	IO134RSB2
W8	IO125RSB2
W9	IO123RSB2
W10	IO118RSB2
W11	IO115RSB2
W12	IO111RSB2
W13	IO106RSB2
W14	IO102RSB2
W15	GDC2/IO91RSB2
W16	IO93RSB2
W17	GDA2/IO89RSB2
W18	TMS
W19	GND
W20	NC
W21	NC
W22	NC
Y1	VCCIB3
Y2	IO148NDB3
Y3	NC
Y4	NC
Y5	GND
Y6	NC
<u> </u>	

4-88 Revision 27

FG484	
Pin Number	AGL1000 Function
C21	NC
C22	VCCIB1
D1	IO219PDB3
D2	IO220NDB3
D3	NC
D4	GND
D5	GAA0/IO00RSB0
D6	GAA1/IO01RSB0
D7	GAB0/IO02RSB0
D8	IO16RSB0
D9	IO22RSB0
D10	IO28RSB0
D11	IO35RSB0
D12	IO45RSB0
D13	IO50RSB0
D14	IO55RSB0
D15	IO61RSB0
D16	GBB1/IO75RSB0
D17	GBA0/IO76RSB0
D18	GBA1/IO77RSB0
D19	GND
D20	NC
D21	NC
D22	NC
E1	IO219NDB3
E2	NC
E3	GND
E4	GAB2/IO224PDB3
E5	GAA2/IO225PDB3
E6	GNDQ
E7	GAB1/IO03RSB0
E8	IO17RSB0
E9	IO21RSB0
E10	IO27RSB0
E11	IO34RSB0
E12	IO44RSB0

FG484	
Pin Number   AGL1000 Function	
R9	VCCIB2
R10	VCCIB2
R11	IO147RSB2
R12	IO136RSB2
R13	VCCIB2
R14	VCCIB2
R15	VMV2
R16	IO110NDB1
R17	GDB1/IO112PPB1
R18	GDC1/IO111PDB1
R19	IO107NDB1
R20	VCC
R21	IO104NDB1
R22	IO105PDB1
T1	IO198PDB3
T2	IO198NDB3
Т3	NC
T4	IO194PPB3
T5	IO192PPB3
T6	GEC1/IO190PPB3
T7	IO192NPB3
Т8	GNDQ
Т9	GEA2/IO187RSB2
T10	IO161RSB2
T11	IO155RSB2
T12	IO141RSB2
T13	IO129RSB2
T14	IO124RSB2
T15	GNDQ
T16	IO110PDB1
T17	VJTAG
T18	GDC0/IO111NDB1
T19	GDA1/IO113PDB1
T20	NC
T21	IO108PDB1
T22	IO105NDB1

4-100 Revision 27

Revision	Changes	Page
Revision 21 (continued)	Pin description table for AGL125 CS121 was removed as it was incorrectly added to the datasheet in revision 19 (SAR 38217).	-
Revision 20 (March 2012)	Notes indicating that AGL015 is not recommended for new designs have been added. The "Devices Not Recommended For New Designs" section is new (SAR 35015).	I to IV
	Notes indicating that device/package support is TBD for AGL250-QN132 and AGL060-FG144 have been reinserted (SAR 33689).	I to IV
	Values for the power data for PAC1, PAC2, PAC3, PAC4, PAC7, and PAC8 were revised in Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices and Table 2-21 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices to match the SmartPower tool in Libero software version 9.0 SP1 and Power Calculator spreadsheet v7a released on 08/10/2010 (SAR 33768).	2-15
	The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—PCLOCK" section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>IGLOO FPGA Fabric User Guide</i> (SAR 34730).	
 	Figure 2-4 • Input Buffer Timing Model and Delays (example) has been modified for the DIN waveform; the Rise and Fall time label has been changed to t <sub>DIN</sub> (SAR 37104).	2-21
	<ul> <li>Added missing characteristics for 3.3 V LVCMOS, 3.3 V LVCMOS Wide range, 1.2 V LVCMOS, and 1.2 V LVCMOS Wide range to the following tables:</li> <li>Table 2-38, Table 2-39, Table 2-40, Table 2-42, Table 2-43, and Table 2-44 (SARs 33854 and 36891)</li> <li>Table 2-63, Table 2-64, and Table 2-65 (SAR 33854)</li> <li>Table 2-127, Table 2-128, Table 2-129, Table 2-137, Table 2-138, and Table 2-139</li> </ul>	2-40, 2-47 to 2-49, 2-74, 2-77, and
	(SAR 36891).	
	AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match Table 2-50 · AC Waveforms, Measuring Points, and Capacitive Loads (SAR 34878).	
	Added values for minimum pulse width and removed the FRMAX row from Table 2-173 through Table 2-188 in the "Global Tree Timing Characteristics" section. Use the software to determine the FRMAX for the device you are using (SAR 29271).	
(September 2011)	CS121 was added to the product tables in the "IGLOO Low Power Flash FPGAs" section for AGL125 (SAR 22737). CS81 was added for AGL250 (SAR 22737).	I
	Notes indicating that device/package support is TBD for AGL250-QN132 and AGL060-FG144 have been removed (SAR 33689).	I to IV
	M1AGL400 was removed from the "I/Os Per Package1" table. This device was discontinued in April 2009 (SAR 32450).	II
	Dimensions for the QN48 package were added to Table 1 • IGLOO FPGAs Package Sizes Dimensions (SAR 30537).	II
	The Y security option and Licensed DPA Logo were added to the "IGLOO Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).	
	The "In-System Programming (ISP) and Security" section and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	

5-3 Revision 27