



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1536
Total RAM Bits	18432
Number of I/O	96
Number of Gates	60000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	121-VFBGA, CSBGA
Supplier Device Package	121-CSP (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/agl060v5-cs121i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode\*

	Core Voltage	AGL015	AGL030	AGL060	AGL125	AGL250	AGL400	AGL600	AGL1000	Units
VCCI/VJTAG = 1.2 V (per bank) Typical (25°C)	1.2 V	1.7	1.7	1.7	1.7	1.7	1.7	1.7	1.7	μΑ
VCCI/VJTAG = 1.5 V (per bank) Typical (25°C)	1.2 V / 1.5 V	1.8	1.8	1.8	1.8	1.8	1.8	1.8	1.8	μA
VCCI/VJTAG = 1.8 V (per bank) Typical (25°C)	1.2 V / 1.5 V	1.9	1.9	1.9	1.9	1.9	1.9	1.9	1.9	μA
VCCI/VJTAG = 2.5 V (per bank) Typical (25°C)	1.2 V / 1.5 V	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2	μA
VCCI/VJTAG = 3.3 V (per bank) Typical (25°C)	1.2 V / 1.5 V	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5	μΑ

Note:  $IDD = N_{BANKS} \times ICCI$ . Values do not include I/O static contribution, which is shown in Table 2-13 on page 2-10 through Table 2-15 on page 2-11 and Table 2-16 on page 2-11 through Table 2-18 on page 2-12 (PDC6 and PDC7).

Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode

	Core Voltage	AGL015	AGL030	Units
Typical (25°C)	1.2 V / 1.5 V	0	0	μΑ

Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash\*Freeze Mode<sup>1</sup>

	Core Voltage	AGL015	AGL030	AGL060	AGL125	AGL250	AGL400	AGL600	AGL1000	Units
ICCA Current <sup>2</sup>										
Typical (25°C)	1.2 V	5	6	10	13	18	25	28	42	μΑ
	1.5 V	14	16	20	28	44	66	82	137	μΑ
ICCI or IJTAG Current <sup>3</sup>										
VCCI/VJTAG = 1.2 V (per bank) Typical (25°C)	1.2 V	1.7	1.7	1.7	1.7	1.7	1.7	1.7	1.7	μΑ
VCCI/VJTAG = 1.5 V (per bank) Typical (25°C)	1.2 V / 1.5 V	1.8	1.8	1.8	1.8	1.8	1.8	1.8	1.8	μΑ
VCCI/VJTAG = 1.8 V (per bank) Typical (25°C)	1.2 V / 1.5 V	1.9	1.9	1.9	1.9	1.9	1.9	1.9	1.9	μΑ
VCCI/VJTAG = 2.5 V (per bank) Typical (25°C)	1.2 V / 1.5 V	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2	μΑ
VCCI/VJTAG = 3.3 V (per bank) Typical (25°C)	1.2 V / 1.5 V	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5	μA

### Notes:

- 1.  $IDD = N_{BANKS} \times ICCI + ICCA$ . JTAG counts as one bank when powered.
- 2. Includes VCC, VPUMP, and VCCPLL currents.
- 3. Values do not include I/O static contribution (PDC6 and PDC7).

2-8 Revision 27

# **Power Consumption of Various Internal Resources**

Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

				Devic	e Specific (µW/l		Power		
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015
PAC1	Clock contribution of a Global Rib	7.778	6.221	6.082	4.460	4.446	2.736	0.000	0.000
PAC2	Clock contribution of a Global Spine	4.334	3.512	2.759	2.718	1.753	1.971	3.483	3.483
PAC3	Clock contribution of a VersaTile row	1.379	1.445	1.377	1.483	1.467	1.503	1.472	1.472
PAC4	Clock contribution of a VersaTile used as a sequential module	0.151	0.149	0.151	0.149	0.149	0.151	0.146	0.146
PAC5	First contribution of a VersaTile used as a sequential module	0.057						•	
PAC6	Second contribution of a VersaTile used as a sequential module	0.207							
PAC7	Contribution of a VersaTile used as a combinatorial module	0.276	0.262	0.279	0.277	0.280	0.300	0.281	0.273
PAC8	Average contribution of a routing net	1.161	1.147	1.193	1.273	1.076	1.088	1.134	1.153
PAC9	Contribution of an I/O input pin (standard-dependent)		See Table	2-13 on pa	age 2-10 th	rough Table	e 2-15 on p	page 2-11.	
PAC10	Contribution of an I/O output pin (standard-dependent)		See Table	2-16 on pa	age 2-11 th	rough Table	e 2-18 on p	age 2-12.	
PAC11	Average contribution of a RAM block during a read operation				25.	00			
PAC12	Average contribution of a RAM block during a write operation				30.	00			
PAC13	Dynamic PLL contribution				2.7	70			

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

2-12 Revision 27

Table 2-35 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI (per standard)

Applicable to Standard Plus I/O Banks

1																	
I/O Standard	Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup> (mA)	Slew Rate	Capacitive Load (pF)	External Resistor $(\Omega)$	t <sub>DOUT</sub> (ns)	(su) <sup>dO</sup> t	t <sub>DIN</sub> (ns)	(su) <sup>Ad</sup> t	t <sub>EOUT</sub> (ns)	(su) <sup>1Z</sup> t	(su) <sup>HZ</sup> t	t <sub>LZ</sub> (ns)	t <sub>HZ</sub> (ns)	(su) STZ <sub>t</sub>	(su) <sup>SHZ</sup> t	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12	High	5	I	1.55	2.31	0.26	0.97	1.10	2.34	1.86	2.93	3.64	8.12	7.65	ns
3.3 V LVCMOS Wide Range <sup>2</sup>	100 μΑ	12	High	5	-	1.55	3.20	0.26	1.32	1.10	3.20	2.52	4.01	4.97	8.99	8.31	ns
2.5 V LVCMOS	12 mA	12	High	5	_	1.55	2.29	0.26	1.19	1.10	2.32	1.94	2.94	3.52	8.10	7.73	ns
1.8 V LVCMOS	8 mA	8	High	5	_	1.55	2.43	0.26	1.11	1.10	2.47	2.16	2.99	3.39	8.25	7.94	ns
1.5 V LVCMOS	4 mA	4	High	5	_	1.55	2.68	0.26	1.27	1.10	2.72	2.39	3.07	3.37	8.50	8.18	ns
1.2 V LVCMOS	2 mA	2	High	5	_	1.55	3.22	0.26	1.59	1.10	3.11	2.78	3.29	3.48	8.90	8.57	ns
1.2 V LVCMOS Wide Range <sup>3</sup>	100 μΑ	2	High	5	-	1.55	3.22	0.26	1.59	1.10	3.11	2.78	3.29	3.48	8.90	8.57	ns
3.3 V PCI	Per PCI spec	ı	High	10	25 <sup>2</sup>	1.55	2.53	0.26	0.84	1.10	2.57	1.98	2.93	3.64	8.35	7.76	ns
3.3 V PCI-X	Per PCI-X spec	-	High	10	25 <sup>2</sup>	1.55	2.53	0.25	0.85	1.10	2.57	1.98	2.93	3.64	8.35	7.76	ns

#### Notes:

- 1. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 3. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification
- 4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-12 on page 2-79 for connectivity. This resistor is not required during normal operation.
- 5. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-32 Revision 27

## **Timing Characteristics**

Applies to 1.5 V DC Core Voltage

Table 2-67 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
100 μΑ	2 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 μΑ	4 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 μΑ	6 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 μΑ	8 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 μΑ	12 mA	Std.	0.97	4.69	0.18	1.19	0.66	4.71	4.25	3.80	4.10	8.31	7.85	ns
100 μΑ	16 mA	Std.	0.97	4.46	0.18	1.19	0.66	4.48	4.11	3.86	4.21	8.07	7.71	ns
100 μΑ	24 mA	Std.	0.97	4.34	0.18	1.19	0.66	4.36	4.14	3.93	4.64	7.95	7.74	ns

#### Notes:

- The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths
  displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-68 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 μΑ	2 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 μΑ	4 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 μΑ	6 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 μΑ	8 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 μΑ	12 mA	Std.	0.97	2.93	0.18	1.19	0.66	2.95	2.27	3.81	4.30	6.54	5.87	ns
100 μΑ	16 mA	Std.	0.97	2.87	0.18	1.19	0.66	2.89	2.22	3.86	4.41	6.49	5.82	ns
100 μΑ	24 mA	Std.	0.97	2.90	0.18	1.19	0.66	2.92	2.16	3.94	4.86	6.51	5.75	ns

### Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
- 2. Software default selection highlighted in gray.
- 3. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm$  100  $\mu$ A. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

Revision 27 2-49

Table 2-86 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
4 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
6 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
8 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
12 mA	Std.	0.97	1.75	0.18	1.08	0.66	1.79	1.52	2.38	2.70	5.39	5.11	ns

### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-87 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
4 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
6 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns
8 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-88 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
4 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
6 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns
8 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-58 Revision 27

# Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear




Figure 2-17 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

2-82 Revision 27

# 1.2 V DC Core Voltage

Table 2-172 • Register Delays

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>CLKQ</sub>	Clock-to-Q of the Core Register	1.61	ns
t <sub>SUD</sub>	Data Setup Time for the Core Register	1.17	ns
t <sub>HD</sub>	Data Hold Time for the Core Register	0.00	ns
t <sub>SUE</sub>	Enable Setup Time for the Core Register	1.29	ns
t <sub>HE</sub>	Enable Hold Time for the Core Register	0.00	ns
t <sub>CLR2Q</sub>	Asynchronous Clear-to-Q of the Core Register	0.87	ns
t <sub>PRE2Q</sub>	Asynchronous Preset-to-Q of the Core Register	0.89	ns
t <sub>REMCLR</sub>	Asynchronous Clear Removal Time for the Core Register	0.00	ns
t <sub>RECCLR</sub>	Asynchronous Clear Recovery Time for the Core Register	0.24	ns
t <sub>REMPRE</sub>	Asynchronous Preset Removal Time for the Core Register	0.00	ns
t <sub>RECPRE</sub>	Asynchronous Preset Recovery Time for the Core Register	0.24	ns
t <sub>WCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Core Register	0.46	ns
t <sub>WPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Core Register	0.46	ns
t <sub>CKMPWH</sub>	Clock Minimum Pulse Width High for the Core Register	0.95	ns
t <sub>CKMPWL</sub>	Clock Minimum Pulse Width Low for the Core Register	0.95	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-100 Revision 27

# **Global Tree Timing Characteristics**

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

### **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-173 • AGL015 Global Resource

Commercial-Case Conditions: T<sub>.I</sub> = 70°C, VCC = 1.425 V

			Std.	
Parameter	Description	Min.	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.42	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns

#### Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-174 • AGL030 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.42	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns

# Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-102 Revision 27

Table 2-175 • AGL060 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

			Std.		
Parameter	Description	-	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		1.33	1.55	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		1.35	1.62	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock		1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock		1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.27	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-176 • AGL125 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

			Std.		
Parameter	Description	•	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		1.36	1.71	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		1.39	1.82	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock		1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock		1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.43	ns

### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Revision 27 2-103

Table 2-187 • AGL600 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	2.22	2.67	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	2.32	2.93	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.61	ns

#### Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-188 • AGL1000 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	2.31	2.76	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	2.42	3.03	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.61	ns

### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Revision 27 2-109

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements.

# **Special Function Pins**

### NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

#### DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

# **Packaging**

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

# **Related Documents**

## **User Guides**

IGLOO FPGA Fabric User Guide

http://www.microsemi.com/soc/documents/IGLOO UG.pdf

# **Packaging Documents**

The following documents provide packaging information and device selection for low power flash devices.

### **Product Catalog**

http://www.microsemi.com/soc/documents/ProdCat\_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

# Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are available on the Microsemi SoC Products Group website at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

3-5 Revision 27




# Package Pin Assignments

	QN68
Pin Number	AGL015 Function
1	IO82RSB1
2	IO80RSB1
3	IO78RSB1
4	IO76RSB1
5	GEC0/IO73RSB1
6	GEA0/IO72RSB1
7	GEB0/IO71RSB1
8	VCC
9	GND
10	VCCIB1
11	IO68RSB1
12	IO67RSB1
13	IO66RSB1
14	IO65RSB1
15	IO64RSB1
16	IO63RSB1
17	IO62RSB1
18	FF/IO60RSB1
19	IO58RSB1
20	IO56RSB1
21	IO54RSB1
22	IO52RSB1
23	IO51RSB1
24	VCC
25	GND
26	VCCIB1
27	IO50RSB1
28	IO48RSB1
29	IO46RSB1
30	IO44RSB1
31	IO42RSB1
32	TCK
33	TDI
34	TMS
35	VPUMP
36	TDO

QN68		
Pin Number	AGL015 Function	
37	TRST	
38	VJTAG	
39	IO40RSB0	
40	IO37RSB0	
41	GDB0/IO34RSB0	
42	GDA0/IO33RSB0	
43	GDC0/IO32RSB0	
44	VCCIB0	
45	GND	
46	VCC	
47	IO31RSB0	
48	IO29RSB0	
49	IO28RSB0	
50	IO27RSB0	
51	IO25RSB0	
52	IO24RSB0	
53	IO22RSB0	
54	IO21RSB0	
55	IO19RSB0	
56	IO17RSB0	
57	IO15RSB0	
58	IO14RSB0	
59	VCCIB0	
60	GND	
61	VCC	
62	IO12RSB0	
63	IO10RSB0	
64	IO08RSB0	
65	IO06RSB0	
66	IO04RSB0	
67	IO02RSB0	
68	IO00RSB0	

4-26 Revision 27

# **QN132**



### Notes:

- 1. This is the bottom view of the package.
- 2. The die attach paddle center of the package is tied to ground (GND).

# Note

QN132 package is discontinued and is not available for IGLOO devices. For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

4-28 Revision 27



IGLOO Low Power Flash FPGAs

QN132		
Pin Number	AGL030 Function	
A1	IO80RSB1	
A2	IO77RSB1	
A3	NC	
A4	IO76RSB1	
A5	GEC0/IO73RSB1	
A6	NC	
A7	GEB0/IO71RSB1	
A8	IO69RSB1	
A9	NC	
A10	VCC	
A11	IO67RSB1	
A12	IO64RSB1	
A13	IO59RSB1	
A14	IO56RSB1	
A15	NC	
A16	IO55RSB1	
A17	IO53RSB1	
A18	VCC	
A19	IO50RSB1	
A20	IO48RSB1	
A21	IO45RSB1	
A22	IO44RSB1	
A23	IO43RSB1	
A24	TDI	
A25	TRST	
A26	IO40RSB0	
A27	NC	
A28	IO39RSB0	
A29	IO38RSB0	
A30	IO36RSB0	
A31	IO35RSB0	
A32	GDC0/IO32RSB0	
A33	NC	
A34	VCC	
A35	IO30RSB0	
A36	IO27RSB0	

QN132		
Pin Number	AGL030 Function	
A37	IO22RSB0	
A38	IO19RSB0	
A39	NC	
A40	IO18RSB0	
A41	IO16RSB0	
A42	IO14RSB0	
A43	VCC	
A44	IO11RSB0	
A45	IO08RSB0	
A46	IO06RSB0	
A47	IO05RSB0	
A48	IO02RSB0	
B1	IO81RSB1	
B2	IO78RSB1	
В3	GND	
B4	IO75RSB1	
B5	NC	
В6	GND	
B7	IO70RSB1	
B8	NC	
В9	GND	
B10	IO66RSB1	
B11	IO63RSB1	
B12	FF/IO60RSB1	
B13	IO57RSB1	
B14	GND	
B15	IO54RSB1	
B16	IO52RSB1	
B17	GND	
B18	IO49RSB1	
B19	IO46RSB1	
B20	GND	
B21	IO42RSB1	
B22	TMS	
B23	TDO	
B24	IO41RSB0	

QN132		
Pin Number	AGL030 Function	
B25	GND	
B26	NC LOOZDODO	
B27	IO37RSB0	
B28	GND	
B29	GDA0/IO33RSB0	
B30	NC	
B31	GND	
B32	IO29RSB0	
B33	IO26RSB0	
B34	IO23RSB0	
B35	IO20RSB0	
B36	GND	
B37	IO17RSB0	
B38	IO15RSB0	
B39	GND	
B40	IO12RSB0	
B41	IO09RSB0	
B42	GND	
B43	IO04RSB0	
B44	IO01RSB0	
C1	IO82RSB1	
C2	IO79RSB1	
C3	NC	
C4	IO74RSB1	
C5	GEA0/IO72RSB1	
C6	NC	
C7	NC	
C8	VCCIB1	
C9	IO65RSB1	
C10	IO62RSB1	
C11	IO61RSB1	
C12	IO58RSB1	
C13	NC	
C14	NC	
C15	IO51RSB1	
C16	VCCIB1	

Revision 27 4-29



Package Pin Assignments

FG144			
Pin Number	AGL600 Function		
K1	GEB0/IO145NDB3		
K2	GEA1/IO144PDB3		
K3	GEA0/IO144NDB3		
K4	GEA2/IO143RSB2		
K5	IO119RSB2		
K6	IO111RSB2		
K7	GND		
K8	IO94RSB2		
K9	GDC2/IO91RSB2		
K10	GND		
K11	GDA0/IO88NDB1		
K12	GDB0/IO87NDB1		
L1	GND		
L2	VMV3		
L3	FF/GEB2/IO142RSB2		
L4	IO136RSB2		
L5	VCCIB2		
L6	IO115RSB2		
L7	IO103RSB2		
L8	IO97RSB2		
L9	TMS		
L10	VJTAG		
L11	VMV2		
L12	TRST		
M1	GNDQ		
M2	GEC2/IO141RSB2		
M3	IO138RSB2		
M4	IO123RSB2		
M5	IO126RSB2		
M6	IO134RSB2		
M7	IO108RSB2		
M8	IO99RSB2		
M9	TDI		
M10	VCCIB2		
M11	VPUMP		
M12	GNDQ		

4-50 Revision 27



# Package Pin Assignments

FG484	
Pin Number	AGL400 Function
B7	NC
B8	NC
B9	NC
B10	NC
B11	NC
B12	NC
B13	NC
B14	NC
B15	NC
B16	NC
B17	NC
B18	NC
B19	NC
B20	NC
B21	VCCIB1
B22	GND
C1	VCCIB3
C2	NC
C3	NC
C4	NC
C5	GND
C6	NC
C7	NC
C8	VCC
C9	VCC
C10	NC
C11	NC
C12	NC
C13	NC
C14	VCC
C15	VCC
C16	NC
C17	NC
C18	GND
C19	NC
C20	NC

4-66 Revision 27

FG484		
Pin Number	AGL600 Function	
G5	IO171PDB3	
G6	GAC2/IO172PDB3	
G7	IO06RSB0	
G8	GNDQ	
G9	IO10RSB0	
G10	IO19RSB0	
G11	IO26RSB0	
G12	IO30RSB0	
G13	IO40RSB0	
G14	IO45RSB0	
G15	GNDQ	
G16	IO50RSB0	
G17	GBB2/IO61PPB1	
G18	IO53RSB0	
G19	IO63NDB1	
G20	NC	
G21	NC	
G22	NC	
H1	NC	
H2	NC	
H3	VCC	
H4	IO166PDB3	
H5	IO167NPB3	
H6	IO172NDB3	
H7	IO169NDB3	
H8	VMV0	
H9	VCCIB0	
H10	VCCIB0	
H11	IO25RSB0	
H12	IO31RSB0	
H13	VCCIB0	
H14	VCCIB0	
H15	VMV1	
H16	GBC2/IO62PDB1	
H17	IO67PPB1	
H18	IO64PPB1	

Revision 27 4-81

FG484	
Pin Number	AGL1000 Function
G5	IO222PDB3
G6	GAC2/IO223PDB3
G7	IO223NDB3
G8	GNDQ
G9	IO23RSB0
G10	IO29RSB0
G11	IO33RSB0
G12	IO46RSB0
G13	IO52RSB0
G14	IO60RSB0
G15	GNDQ
G16	IO80NDB1
G17	GBB2/IO79PDB1
G18	IO79NDB1
G19	IO82NPB1
G20	IO85PDB1
G21	IO85NDB1
G22	NC
H1	NC
H2	NC
H3	VCC
H4	IO217PDB3
H5	IO218PDB3
H6	IO221NDB3
H7	IO221PDB3
H8	VMV0
H9	VCCIB0
H10	VCCIB0
H11	IO38RSB0
H12	IO47RSB0
H13	VCCIB0
H14	VCCIB0
H15	VMV1
H16	GBC2/IO80PDB1
H17	IO83PPB1
H18	IO86PPB1

Revision 27 4-95

FG484	
Pin Number	AGL1000 Function
M3	IO206NDB3
M4	GFA2/IO206PDB3
M5	GFA1/IO207PDB3
M6	VCCPLF
M7	IO205NDB3
M8	GFB2/IO205PDB3
M9	VCC
M10	GND
M11	GND
M12	GND
M13	GND
M14	VCC
M15	GCB2/IO95PPB1
M16	GCA1/IO93PPB1
M17	GCC2/IO96PPB1
M18	IO100PPB1
M19	GCA2/IO94PPB1
M20	IO101PPB1
M21	IO99PPB1
M22	NC
N1	IO201NDB3
N2	IO201PDB3
N3	NC
N4	GFC2/IO204PDB3
N5	IO204NDB3
N6	IO203NDB3
N7	IO203PDB3
N8	VCCIB3
N9	VCC
N10	GND
N11	GND
N12	GND
N13	GND
N14	VCC
N15	VCCIB1
N16	IO95NPB1

4-98 Revision 27

FG484		
Pin Number	AGL1000 Function	
Y7	IO174RSB2	
Y8	VCC	
Y9	VCC	
Y10	IO154RSB2	
Y11	IO148RSB2	
Y12	IO140RSB2	
Y13	NC	
Y14	VCC	
Y15	VCC	
Y16	NC	
Y17	NC	
Y18	GND	
Y19	NC	
Y20	NC	
Y21	NC	
Y22	VCCIB1	

Revision 27 4-103