

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 9216 |
| Total RAM Bits | 55296 |
| Number of I/O | 97 |
| Number of Gates | 400000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/agl400v5-fg144 |

IGLOO Ordering Information



IGLOO Devices

AGL015 = 15,000 System Gates
AGL030 = 30,000 System Gates
AGL060 = 60,000 System Gates
AGL125 = 125,000 System Gates
AGL250 = 250,000 System Gates
AGL400 = 400,000 System Gates
AGL600 = 600,000 System Gates
AGL1000 = 1,000,000 System Gates

IGLOO Devices with Cortex-M1

M1AGL250 = 250,000 System Gates
M1AGL600 = 600,000 System Gates
M1AGL1000 = 1,000,000 System Gates

Note: *Marking Information: IGLOO V2 devices do not have V2 marking, but IGLOO V5 devices are marked accordingly.*

Power Consumption of Various Internal Resources

Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

| Parameter | Definition | Device Specific Dynamic Power ($\mu\text{W}/\text{MHz}$) | | | | | | | |
|-----------|--|--|--------|--------|--------|--------|--------|--------|--------|
| | | AGL1000 | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PAC1 | Clock contribution of a Global Rib | 7.778 | 6.221 | 6.082 | 4.460 | 4.446 | 2.736 | 0.000 | 0.000 |
| PAC2 | Clock contribution of a Global Spine | 4.334 | 3.512 | 2.759 | 2.718 | 1.753 | 1.971 | 3.483 | 3.483 |
| PAC3 | Clock contribution of a VersaTile row | 1.379 | 1.445 | 1.377 | 1.483 | 1.467 | 1.503 | 1.472 | 1.472 |
| PAC4 | Clock contribution of a VersaTile used as a sequential module | 0.151 | 0.149 | 0.151 | 0.149 | 0.149 | 0.151 | 0.146 | 0.146 |
| PAC5 | First contribution of a VersaTile used as a sequential module | 0.057 | | | | | | | |
| PAC6 | Second contribution of a VersaTile used as a sequential module | 0.207 | | | | | | | |
| PAC7 | Contribution of a VersaTile used as a combinatorial module | 0.276 | 0.262 | 0.279 | 0.277 | 0.280 | 0.300 | 0.281 | 0.273 |
| PAC8 | Average contribution of a routing net | 1.161 | 1.147 | 1.193 | 1.273 | 1.076 | 1.088 | 1.134 | 1.153 |
| PAC9 | Contribution of an I/O input pin (standard-dependent) | See Table 2-13 on page 2-10 through Table 2-15 on page 2-11. | | | | | | | |
| PAC10 | Contribution of an I/O output pin (standard-dependent) | See Table 2-16 on page 2-11 through Table 2-18 on page 2-12. | | | | | | | |
| PAC11 | Average contribution of a RAM block during a read operation | 25.00 | | | | | | | |
| PAC12 | Average contribution of a RAM block during a write operation | 30.00 | | | | | | | |
| PAC13 | Dynamic PLL contribution | 2.70 | | | | | | | |

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.




Figure 2-6 • Tristate Output Buffer Timing Model and Delays (example)

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-51 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425 \text{ V}$, Worst-Case $V_{CCI} = 3.0 \text{ V}$
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 0.97 | 4.47 | 0.18 | 0.85 | 0.66 | 4.56 | 3.89 | 2.24 | 2.19 | 8.15 | 7.48 | ns |
| 4 mA | Std. | 0.97 | 4.47 | 0.18 | 0.85 | 0.66 | 4.56 | 3.89 | 2.24 | 2.19 | 8.15 | 7.48 | ns |
| 6 mA | Std. | 0.97 | 3.74 | 0.18 | 0.85 | 0.66 | 3.82 | 3.37 | 2.49 | 2.63 | 7.42 | 6.96 | ns |
| 8 mA | Std. | 0.97 | 3.74 | 0.18 | 0.85 | 0.66 | 3.82 | 3.37 | 2.49 | 2.63 | 7.42 | 6.96 | ns |
| 12 mA | Std. | 0.97 | 3.23 | 0.18 | 0.85 | 0.66 | 3.30 | 2.98 | 2.66 | 2.91 | 6.89 | 6.57 | ns |
| 16 mA | Std. | 0.97 | 3.08 | 0.18 | 0.85 | 0.66 | 3.14 | 2.89 | 2.70 | 2.99 | 6.74 | 6.48 | ns |
| 24 mA | Std. | 0.97 | 3.00 | 0.18 | 0.85 | 0.66 | 3.06 | 2.91 | 2.74 | 3.27 | 6.66 | 6.50 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-52 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425 \text{ V}$, Worst-Case $V_{CCI} = 3.0 \text{ V}$
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 0.97 | 2.73 | 0.18 | 0.85 | 0.66 | 2.79 | 2.22 | 2.25 | 2.32 | 6.38 | 5.82 | ns |
| 4 mA | Std. | 0.97 | 2.73 | 0.18 | 0.85 | 0.66 | 2.79 | 2.22 | 2.25 | 2.32 | 6.38 | 5.82 | ns |
| 6 mA | Std. | 0.97 | 2.32 | 0.18 | 0.85 | 0.66 | 2.37 | 1.85 | 2.50 | 2.76 | 5.96 | 5.45 | ns |
| 8 mA | Std. | 0.97 | 2.32 | 0.18 | 0.85 | 0.66 | 2.37 | 1.85 | 2.50 | 2.76 | 5.96 | 5.45 | ns |
| 12 mA | Std. | 0.97 | 2.09 | 0.18 | 0.85 | 0.66 | 2.14 | 1.68 | 2.67 | 3.05 | 5.73 | 5.27 | ns |
| 16 mA | Std. | 0.97 | 2.05 | 0.18 | 0.85 | 0.66 | 2.10 | 1.64 | 2.70 | 3.12 | 5.69 | 5.24 | ns |
| 24 mA | Std. | 0.97 | 2.07 | 0.18 | 0.85 | 0.66 | 2.12 | 1.60 | 2.75 | 3.41 | 5.71 | 5.20 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-53 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425 \text{ V}$, Worst-Case $V_{CCI} = 3.0 \text{ V}$
Applicable to Standard Plus Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 0.97 | 3.94 | 0.18 | 0.85 | 0.66 | 4.02 | 3.46 | 1.98 | 2.03 | 7.62 | 7.05 | ns |
| 4 mA | Std. | 0.97 | 3.94 | 0.18 | 0.85 | 0.66 | 4.02 | 3.46 | 1.98 | 2.03 | 7.62 | 7.05 | ns |
| 6 mA | Std. | 0.97 | 3.24 | 0.18 | 0.85 | 0.66 | 3.31 | 2.99 | 2.21 | 2.42 | 6.90 | 6.59 | ns |
| 8 mA | Std. | 0.97 | 3.24 | 0.18 | 0.85 | 0.66 | 3.31 | 2.99 | 2.21 | 2.42 | 6.90 | 6.59 | ns |
| 12 mA | Std. | 0.97 | 2.76 | 0.18 | 0.85 | 0.66 | 2.82 | 2.63 | 2.36 | 2.68 | 6.42 | 6.22 | ns |
| 16 mA | Std. | 0.97 | 2.76 | 0.18 | 0.85 | 0.66 | 2.82 | 2.63 | 2.36 | 2.68 | 6.42 | 6.22 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Applies to 1.2 V DC Core Voltage

Table 2-73 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V
Applicable to Advanced Banks

| Drive Strength | Equivalent Software Default Drive Strength Option ¹ | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|-------------------|--|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 μA | 2 mA | Std. | 1.55 | 7.52 | 0.26 | 1.32 | 1.10 | 7.52 | 6.38 | 3.84 | 4.02 | 13.31 | 12.16 | ns |
| 100 μA | 4 mA | Std. | 1.55 | 7.52 | 0.26 | 1.32 | 1.10 | 7.52 | 6.38 | 3.84 | 4.02 | 13.31 | 12.16 | ns |
| 100 μA | 6 mA | Std. | 1.55 | 6.37 | 0.26 | 1.32 | 1.10 | 6.37 | 5.57 | 4.23 | 4.73 | 12.16 | 11.35 | ns |
| 100 μA | 8 mA | Std. | 1.55 | 6.37 | 0.26 | 1.32 | 1.10 | 6.37 | 5.57 | 4.23 | 4.73 | 12.16 | 11.35 | ns |
| 100 μA | 12 mA | Std. | 1.55 | 5.55 | 0.26 | 1.32 | 1.10 | 5.55 | 4.96 | 4.50 | 5.18 | 11.34 | 10.75 | ns |
| 100 μA | 16 mA | Std. | 1.55 | 5.32 | 0.26 | 1.32 | 1.10 | 5.32 | 4.82 | 4.56 | 5.29 | 11.10 | 10.61 | ns |
| 100 μA | 24 mA | Std. | 1.55 | 5.19 | 0.26 | 1.32 | 1.10 | 5.19 | 4.85 | 4.63 | 5.74 | 10.98 | 10.63 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu\text{A}$. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-74 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V
Applicable to Advanced Banks

| Drive Strength | Equivalent Software Default Drive Strength Option ¹ | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|-------------------|--|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 μA | 2 mA | Std. | 1.55 | 4.75 | 0.26 | 1.32 | 1.10 | 4.75 | 3.77 | 3.84 | 4.27 | 10.54 | 9.56 | ns |
| 100 μA | 4 mA | Std. | 1.55 | 4.75 | 0.26 | 1.32 | 1.10 | 4.75 | 3.77 | 3.84 | 4.27 | 10.54 | 9.56 | ns |
| 100 μA | 6 mA | Std. | 1.55 | 4.10 | 0.26 | 1.32 | 1.10 | 4.10 | 3.19 | 4.24 | 4.98 | 9.88 | 8.98 | ns |
| 100 μA | 8 mA | Std. | 1.55 | 4.10 | 0.26 | 1.32 | 1.10 | 4.10 | 3.19 | 4.24 | 4.98 | 9.88 | 8.98 | ns |
| 100 μA | 12 mA | Std. | 1.55 | 3.73 | 0.26 | 1.32 | 1.10 | 3.73 | 2.91 | 4.51 | 5.43 | 9.52 | 8.69 | ns |
| 100 μA | 16 mA | Std. | 1.55 | 3.67 | 0.26 | 1.32 | 1.10 | 3.67 | 2.85 | 4.57 | 5.55 | 9.46 | 8.64 | ns |
| 100 μA | 24 mA | Std. | 1.55 | 3.70 | 0.26 | 1.32 | 1.10 | 3.70 | 2.79 | 4.65 | 6.01 | 9.49 | 8.58 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu\text{A}$. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
3. Software default selection highlighted in gray.

Table 2-107 • 1.8 V LVC MOS Low Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 6.32 | 0.26 | 1.11 | 1.10 | 6.43 | 5.81 | 2.47 | 2.16 | 12.22 | 11.60 | ns |
| 4 mA | Std. | 1.55 | 5.27 | 0.26 | 1.11 | 1.10 | 5.35 | 5.01 | 2.78 | 2.92 | 11.14 | 10.79 | ns |
| 6 mA | Std. | 1.55 | 4.56 | 0.26 | 1.11 | 1.10 | 4.64 | 4.44 | 3.00 | 3.30 | 10.42 | 10.22 | ns |
| 8 mA | Std. | 1.55 | 4.56 | 0.26 | 1.11 | 1.10 | 4.64 | 4.44 | 3.00 | 3.30 | 10.42 | 10.22 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-108 • 1.8 V LVC MOS High Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 3.22 | 0.26 | 1.11 | 1.10 | 3.26 | 3.18 | 2.47 | 2.20 | 9.05 | 8.97 | ns |
| 4 mA | Std. | 1.55 | 2.72 | 0.26 | 1.11 | 1.10 | 2.75 | 2.50 | 2.78 | 3.01 | 8.54 | 8.29 | ns |
| 6 mA | Std. | 1.55 | 2.43 | 0.26 | 1.11 | 1.10 | 2.47 | 2.16 | 2.99 | 3.39 | 8.25 | 7.94 | ns |
| 8 mA | Std. | 1.55 | 2.43 | 0.26 | 1.11 | 1.10 | 2.47 | 2.16 | 2.99 | 3.39 | 8.25 | 7.94 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-109 • 1.8 V LVC MOS Low Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 6.13 | 0.26 | 1.08 | 1.10 | 6.24 | 5.79 | 2.08 | 1.78 | ns | | |
| 4 mA | Std. | 1.55 | 5.17 | 0.26 | 1.08 | 1.10 | 5.26 | 4.98 | 2.38 | 2.54 | ns | | |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-110 • 1.8 V LVC MOS High Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 3.06 | 0.26 | 1.08 | 1.10 | 3.10 | 3.01 | 2.08 | 1.83 | 3.06 | ns | | |
| 4 mA | Std. | 2.60 | 0.26 | 1.08 | 1.10 | 2.64 | 2.33 | 2.38 | 2.62 | 2.60 | ns | | |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Output Enable Register




Figure 2-20 • Output Enable Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-161 • Output Enable Register Propagation Delays
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425 \text{ V}$

| Parameter | Description | Std. | Units |
|----------------|--|------|-------|
| t_{OECLKQ} | Clock-to-Q of the Output Enable Register | 0.75 | ns |
| t_{OESUD} | Data Setup Time for the Output Enable Register | 0.51 | ns |
| t_{OEHD} | Data Hold Time for the Output Enable Register | 0.00 | ns |
| t_{OESUE} | Enable Setup Time for the Output Enable Register | 0.73 | ns |
| t_{OEHE} | Enable Hold Time for the Output Enable Register | 0.00 | ns |
| $t_{OECLR2Q}$ | Asynchronous Clear-to-Q of the Output Enable Register | 1.13 | ns |
| $t_{OEPRE2Q}$ | Asynchronous Preset-to-Q of the Output Enable Register | 1.13 | ns |
| $t_{OEREMCLR}$ | Asynchronous Clear Removal Time for the Output Enable Register | 0.00 | ns |
| $t_{OERECCLR}$ | Asynchronous Clear Recovery Time for the Output Enable Register | 0.24 | ns |
| $t_{OEREMPRE}$ | Asynchronous Preset Removal Time for the Output Enable Register | 0.00 | ns |
| $t_{OERECPRE}$ | Asynchronous Preset Recovery Time for the Output Enable Register | 0.24 | ns |
| t_{OEWCLR} | Asynchronous Clear Minimum Pulse Width for the Output Enable Register | 0.19 | ns |
| t_{OEWPRE} | Asynchronous Preset Minimum Pulse Width for the Output Enable Register | 0.19 | ns |
| $t_{OECKMPWH}$ | Clock Minimum Pulse Width High for the Output Enable Register | 0.31 | ns |
| $t_{OECKMPWL}$ | Clock Minimum Pulse Width Low for the Output Enable Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.




Figure 2-26 • Timing Model and Waveforms

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard-dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-173 • AGL015 Global ResourceCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, $V_{CC} = 1.425 \text{ V}$

| Parameter | Description | Std. | | Units |
|---------------|---|-------------------|-------------------|-------|
| | | Min. ¹ | Max. ² | |
| t_{RCKL} | Input Low Delay for Global Clock | 1.21 | 1.42 | ns |
| t_{RCKH} | Input High Delay for Global Clock | 1.23 | 1.49 | ns |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18 | | ns |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock | 1.15 | | ns |
| t_{RCKSW} | Maximum Skew for Global Clock | | 0.27 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-174 • AGL030 Global ResourceCommercial-Case Conditions: $T_J = 70^\circ\text{C}$, $V_{CC} = 1.425 \text{ V}$

| Parameter | Description | Std. | | Units |
|---------------|---|-------------------|-------------------|-------|
| | | Min. ¹ | Max. ² | |
| t_{RCKL} | Input Low Delay for Global Clock | 1.21 | 1.42 | ns |
| t_{RCKH} | Input High Delay for Global Clock | 1.23 | 1.49 | ns |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18 | | ns |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock | 1.15 | | ns |
| t_{RCKSW} | Maximum Skew for Global Clock | | 0.27 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Timing Waveforms




Figure 2-32 • RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.




Figure 2-33 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.

Table 2-192 • RAM512X18Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|----------------|--|------|-------|
| t_{AS} | Address setup time | 0.83 | ns |
| t_{AH} | Address hold time | 0.16 | ns |
| t_{ENS} | REN, WEN setup time | 0.73 | ns |
| t_{ENH} | REN, WEN hold time | 0.08 | ns |
| t_{DS} | Input data (WD) setup time | 0.71 | ns |
| t_{DH} | Input data (WD) hold time | 0.36 | ns |
| t_{CKQ1} | Clock High to new data valid on RD (output retained) | 4.21 | ns |
| t_{CKQ2} | Clock High to new data valid on RD (pipelined) | 1.71 | ns |
| t_{C2CRWH}^1 | Address collision clk-to-clk delay for reliable read access after write on same address - Applicable to Opening Edge | 0.35 | ns |
| t_{C2CWRH}^1 | Address collision clk-to-clk delay for reliable write access after read on same address - Applicable to Opening Edge | 0.42 | ns |
| t_{RSTBQ} | RESET Low to data out Low on RD (flow-through) | 2.06 | ns |
| | RESET Low to data out Low on RD (pipelined) | 2.06 | ns |
| $t_{REMRSTB}$ | RESET removal | 0.61 | ns |
| $t_{RECRSTB}$ | RESET recovery | 3.21 | ns |
| $t_{MPWRSTB}$ | RESET minimum pulse width | 0.68 | ns |
| t_{CYC} | Clock cycle time | 6.24 | ns |
| F_{MAX} | Maximum frequency | 160 | MHz |

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.




Figure 2-40 • FIFO Reset




Figure 2-41 • FIFO EMPTY Flag and AEMPTY Flag Assertion

| CS196 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| A1 | GND |
| A2 | GAA0/IO00RSB0 |
| A3 | GAC0/IO04RSB0 |
| A4 | GAC1/IO05RSB0 |
| A5 | IO14RSB0 |
| A6 | IO18RSB0 |
| A7 | IO26RSB0 |
| A8 | IO29RSB0 |
| A9 | IO36RSB0 |
| A10 | GBC0/IO54RSB0 |
| A11 | GBB0/IO56RSB0 |
| A12 | GBB1/IO57RSB0 |
| A13 | GBA1/IO59RSB0 |
| A14 | GND |
| B1 | VCCIB3 |
| B2 | VMV0 |
| B2 | VMV0 |
| B3 | GAA1/IO01RSB0 |
| B4 | GAB1/IO03RSB0 |
| B5 | GND |
| B6 | IO17RSB0 |
| B7 | IO25RSB0 |
| B8 | IO34RSB0 |
| B9 | IO39RSB0 |
| B10 | GND |
| B11 | GBC1/IO55RSB0 |
| B12 | GBA0/IO58RSB0 |
| B13 | GBA2/IO60PPB1 |
| B14 | GBB2/IO61PDB1 |
| C1 | GAC2/IO153UDB3 |
| C2 | GAB2/IO154UDB3 |
| C3 | GNDQ |
| C4 | VCCIB0 |
| C5 | GAB0/IO02RSB0 |
| C6 | IO15RSB0 |
| C7 | VCCIB0 |

| CS196 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| C8 | IO31RSB0 |
| C9 | IO44RSB0 |
| C10 | IO49RSB0 |
| C11 | VCCIB0 |
| C12 | IO60NPB1 |
| C13 | GNDQ |
| C14 | IO61NDB1 |
| D1 | IO153VDB3 |
| D2 | IO154VDB3 |
| D3 | GAA2/IO155UDB3 |
| D4 | IO150PPB3 |
| D5 | IO11RSB0 |
| D6 | IO20RSB0 |
| D7 | IO23RSB0 |
| D8 | IO28RSB0 |
| D9 | IO41RSB0 |
| D10 | IO47RSB0 |
| D11 | IO63PPB1 |
| D12 | VMV1 |
| D13 | IO62NDB1 |
| D14 | GBC2/IO62PDB1 |
| E1 | IO149PDB3 |
| E2 | GND |
| E3 | IO155VDB3 |
| E4 | VCCIB3 |
| E5 | IO151USB3 |
| E6 | IO09RSB0 |
| E7 | IO12RSB0 |
| E8 | IO32RSB0 |
| E9 | IO46RSB0 |
| E10 | IO51RSB0 |
| E11 | VCCIB1 |
| E12 | IO63NPB1 |
| E13 | GND |
| E14 | IO64PDB1 |
| F1 | IO149NDB3 |

| CS196 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| F2 | IO144NPB3 |
| F3 | IO148PDB3 |
| F4 | IO148NDB3 |
| F5 | IO150NPB3 |
| F6 | IO07RSB0 |
| F7 | VCC |
| F8 | VCC |
| F9 | IO43RSB0 |
| F10 | IO73PDB1 |
| F11 | IO73NDB1 |
| F12 | IO66NDB1 |
| F13 | IO66PDB1 |
| F14 | IO64NDB1 |
| G1 | GFB1/IO146PDB3 |
| G2 | GFA0/IO145NDB3 |
| G3 | GFA2/IO144PPB3 |
| G4 | VCOMPLF |
| G5 | GFC0/IO147NDB3 |
| G6 | VCC |
| G7 | GND |
| G8 | GND |
| G9 | VCC |
| G10 | GCC0/IO67NDB1 |
| G11 | GCB1/IO68PDB1 |
| G12 | GCA0/IO69NDB1 |
| G13 | IO72NDB1 |
| G14 | GCC2/IO72PDB1 |
| H1 | GFB0/IO146NDB3 |
| H2 | GFA1/IO145PDB3 |
| H3 | VCCPLF |
| H4 | GFB2/IO143PPB3 |
| H5 | GFC1/IO147PDB3 |
| H6 | VCC |
| H7 | GND |
| H8 | GND |
| H9 | VCC |

| CS281 | |
|------------|-----------------|
| Pin Number | AGL600 Function |
| H8 | VCC |
| H9 | VCCIB0 |
| H10 | VCC |
| H11 | VCCIB0 |
| H12 | VCC |
| H13 | VCCIB1 |
| H15 | IO68NPB1 |
| H16 | GCB0/IO70NPB1 |
| H18 | GCA1/IO71PPB1 |
| H19 | GCA2/IO72PPB1 |
| J1 | VCOMPLF |
| J2 | GFA0/IO162NDB3 |
| J4 | VCCPLF |
| J5 | GFC0/IO164NPB3 |
| J7 | GFA2/IO161PDB3 |
| J8 | VCCIB3 |
| J9 | GND |
| J10 | GND |
| J11 | GND |
| J12 | VCCIB1 |
| J13 | GCC1/IO69PPB1 |
| J15 | GCA0/IO71NPB1 |
| J16 | GCB2/IO73PPB1 |
| J18 | IO72NPB1 |
| J19 | IO75PSB1 |
| K1 | VCCIB3 |
| K2 | GFA1/IO162PDB3 |
| K4 | GND |
| K5 | IO159NPB3 |
| K7 | IO161NDB3 |
| K8 | VCC |
| K9 | GND |
| K10 | GND |
| K11 | GND |
| K12 | VCC |
| K13 | GCC2/IO74PPB1 |

| CS281 | |
|------------|-----------------|
| Pin Number | AGL600 Function |
| K15 | IO73NPB1 |
| K16 | GND |
| K18 | IO74NPB1 |
| K19 | VCCIB1 |
| L1 | GFB2/IO160PDB3 |
| L2 | IO160NDB3 |
| L4 | GFC2/IO159PPB3 |
| L5 | IO153PPB3 |
| L7 | IO153NPB3 |
| L8 | VCCIB3 |
| L9 | GND |
| L10 | GND |
| L11 | GND |
| L12 | VCCIB1 |
| L13 | IO76PPB1 |
| L15 | IO76NPB1 |
| L16 | IO77PPB1 |
| L18 | IO78NPB1 |
| L19 | IO77NPB1 |
| M1 | IO158PDB3 |
| M2 | IO158NDB3 |
| M4 | IO154NPB3 |
| M5 | IO152PPB3 |
| M7 | VCCIB3 |
| M8 | VCC |
| M9 | VCCIB2 |
| M10 | VCC |
| M11 | VCCIB2 |
| M12 | VCC |
| M13 | VCCIB1 |
| M15 | IO79NPB1 |
| M16 | IO81NPB1 |
| M18 | IO79PPB1 |
| M19 | IO78PPB1 |
| N1 | IO154PPB3 |
| N2 | IO152NPB3 |

| CS281 | |
|------------|-----------------|
| Pin Number | AGL600 Function |
| N4 | IO150PPB3 |
| N5 | IO148NPB3 |
| N7 | GEA2/IO143RSB2 |
| N8 | VCCIB2 |
| N9 | IO117RSB2 |
| N10 | IO115RSB2 |
| N11 | IO114RSB2 |
| N12 | VCCIB2 |
| N13 | VPUMP |
| N15 | IO82PPB1 |
| N16 | IO85PPB1 |
| N18 | IO82NPB1 |
| N19 | IO81PPB1 |
| P1 | IO151PDB3 |
| P2 | GND |
| P3 | IO151NDB3 |
| P4 | IO149PPB3 |
| P5 | GEA0/IO144NPB3 |
| P15 | IO83NDB1 |
| P16 | IO83PDB1 |
| P17 | GDC1/IO86PPB1 |
| P18 | GND |
| P19 | IO85NPB1 |
| R1 | IO150NPB3 |
| R2 | IO149NPB3 |
| R4 | GEC1/IO146PPB3 |
| R5 | GEB1/IO145PPB3 |
| R6 | IO138RSB2 |
| R7 | IO127RSB2 |
| R8 | IO123RSB2 |
| R9 | IO118RSB2 |
| R10 | IO111RSB2 |
| R11 | IO106RSB2 |
| R12 | IO103RSB2 |
| R13 | IO97RSB2 |
| R14 | IO95RSB2 |


| FG144 | |
|-------------------|------------------------|
| Pin Number | AGL250 Function |
| K1 | GEB0/IO99NDB3 |
| K2 | GEA1/IO98PDB3 |
| K3 | GEA0/IO98NDB3 |
| K4 | GEA2/IO97RSB2 |
| K5 | IO90RSB2 |
| K6 | IO84RSB2 |
| K7 | GND |
| K8 | IO66RSB2 |
| K9 | GDC2/IO63RSB2 |
| K10 | GND |
| K11 | GDA0/IO60VDB1 |
| K12 | GDB0/IO59VDB1 |
| L1 | GND |
| L2 | VMV3 |
| L3 | FF/GEB2/IO96RSB2 |
| L4 | IO91RSB2 |
| L5 | VCCIB2 |
| L6 | IO82RSB2 |
| L7 | IO80RSB2 |
| L8 | IO72RSB2 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV2 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO95RSB2 |
| M3 | IO92RSB2 |
| M4 | IO89RSB2 |
| M5 | IO87RSB2 |
| M6 | IO85RSB2 |
| M7 | IO78RSB2 |
| M8 | IO76RSB2 |
| M9 | TDI |
| M10 | VCCIB2 |
| M11 | VPUMP |
| M12 | GNDQ |

| FG144 | |
|-------------------|-------------------------|
| Pin Number | AGL1000 Function |
| A1 | GNDQ |
| A2 | VMV0 |
| A3 | GAB0/IO02RSB0 |
| A4 | GAB1/IO03RSB0 |
| A5 | IO10RSB0 |
| A6 | GND |
| A7 | IO44RSB0 |
| A8 | VCC |
| A9 | IO69RSB0 |
| A10 | GBA0/IO76RSB0 |
| A11 | GBA1/IO77RSB0 |
| A12 | GNDQ |
| B1 | GAB2/IO224PDB3 |
| B2 | GND |
| B3 | GAA0/IO00RSB0 |
| B4 | GAA1/IO01RSB0 |
| B5 | IO13RSB0 |
| B6 | IO26RSB0 |
| B7 | IO35RSB0 |
| B8 | IO60RSB0 |
| B9 | GBB0/IO74RSB0 |
| B10 | GBB1/IO75RSB0 |
| B11 | GND |
| B12 | VMV1 |
| C1 | IO224NDB3 |
| C2 | GFA2/IO206PPB3 |
| C3 | GAC2/IO223PDB3 |
| C4 | VCC |
| C5 | IO16RSB0 |
| C6 | IO29RSB0 |
| C7 | IO32RSB0 |
| C8 | IO63RSB0 |
| C9 | IO66RSB0 |
| C10 | GBA2/IO78PDB1 |
| C11 | IO78NDB1 |
| C12 | GBC2/IO80PPB1 |

| FG144 | |
|-------------------|-------------------------|
| Pin Number | AGL1000 Function |
| D1 | IO213PDB3 |
| D2 | IO213NDB3 |
| D3 | IO223NDB3 |
| D4 | GAA2/IO225PPB3 |
| D5 | GAC0/IO04RSB0 |
| D6 | GAC1/IO05RSB0 |
| D7 | GBC0/IO72RSB0 |
| D8 | GBC1/IO73RSB0 |
| D9 | GBB2/IO79PDB1 |
| D10 | IO79NDB1 |
| D11 | IO80NPB1 |
| D12 | GCB1/IO92PPB1 |
| E1 | VCC |
| E2 | GFC0/IO209NDB3 |
| E3 | GFC1/IO209PDB3 |
| E4 | VCCIB3 |
| E5 | IO225NPB3 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO91PDB1 |
| E9 | VCCIB1 |
| E10 | VCC |
| E11 | GCA0/IO93NDB1 |
| E12 | IO94NDB1 |
| F1 | GFB0/IO208NPB3 |
| F2 | VCOMPLF |
| F3 | GFB1/IO208PPB3 |
| F4 | IO206NPB3 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO91NDB1 |
| F9 | GCB0/IO92NPB1 |
| F10 | GND |
| F11 | GCA1/IO93PDB1 |
| F12 | GCA2/IO94PDB1 |

| FG144 | |
|-------------------|-------------------------|
| Pin Number | AGL1000 Function |
| G1 | GFA1/IO207PPB3 |
| G2 | GND |
| G3 | VCCPLF |
| G4 | GFA0/IO207NPB3 |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | GDC1/IO111PPB1 |
| G9 | IO96NDB1 |
| G10 | GCC2/IO96PDB1 |
| G11 | IO95NDB1 |
| G12 | GCB2/IO95PDB1 |
| H1 | VCC |
| H2 | GFB2/IO205PDB3 |
| H3 | GFC2/IO204PSB3 |
| H4 | GEC1/IO190PDB3 |
| H5 | VCC |
| H6 | IO105PDB1 |
| H7 | IO105NDB1 |
| H8 | GDB2/IO115RSB2 |
| H9 | GDC0/IO111NPB1 |
| H10 | VCCIB1 |
| H11 | IO101PSB1 |
| H12 | VCC |
| J1 | GEB1/IO189PDB3 |
| J2 | IO205NDB3 |
| J3 | VCCIB3 |
| J4 | GEC0/IO190NDB3 |
| J5 | IO160RSB2 |
| J6 | IO157RSB2 |
| J7 | VCC |
| J8 | TCK |
| J9 | GDA2/IO114RSB2 |
| J10 | TDO |
| J11 | GDA1/IO113PDB1 |
| J12 | GDB1/IO112PDB1 |

FG484



Note: This is the bottom view of the package.

Note

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

| FG484 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| E13 | IO38RSB0 |
| E14 | IO42RSB0 |
| E15 | GBC1/IO55RSB0 |
| E16 | GBB0/IO56RSB0 |
| E17 | IO44RSB0 |
| E18 | GBA2/IO60PDB1 |
| E19 | IO60NDB1 |
| E20 | GND |
| E21 | NC |
| E22 | NC |
| F1 | NC |
| F2 | NC |
| F3 | NC |
| F4 | IO154VDB3 |
| F5 | IO155VDB3 |
| F6 | IO11RSB0 |
| F7 | IO07RSB0 |
| F8 | GAC0/IO04RSB0 |
| F9 | GAC1/IO05RSB0 |
| F10 | IO20RSB0 |
| F11 | IO24RSB0 |
| F12 | IO33RSB0 |
| F13 | IO39RSB0 |
| F14 | IO45RSB0 |
| F15 | GBC0/IO54RSB0 |
| F16 | IO48RSB0 |
| F17 | VMV0 |
| F18 | IO61NPB1 |
| F19 | IO63PDB1 |
| F20 | NC |
| F21 | NC |
| F22 | NC |
| G1 | NC |
| G2 | NC |
| G3 | NC |
| G4 | IO151VDB3 |

| FG484 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| K11 | GND |
| K12 | GND |
| K13 | GND |
| K14 | VCC |
| K15 | VCCIB1 |
| K16 | GCC1/IO67PPB1 |
| K17 | IO64NPB1 |
| K18 | IO73PDB1 |
| K19 | IO73NDB1 |
| K20 | NC |
| K21 | NC |
| K22 | NC |
| L1 | NC |
| L2 | NC |
| L3 | NC |
| L4 | GFB0/IO146NPB3 |
| L5 | GFA0/IO145NDB3 |
| L6 | GFB1/IO146PPB3 |
| L7 | VCOMPLF |
| L8 | GFC0/IO147NPB3 |
| L9 | VCC |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | VCC |
| L15 | GCC0/IO67NPB1 |
| L16 | GCB1/IO68PPB1 |
| L17 | GCA0/IO69NPB1 |
| L18 | NC |
| L19 | GCB0/IO68NPB1 |
| L20 | NC |
| L21 | NC |
| L22 | NC |
| M1 | NC |
| M2 | NC |

| FG484 | |
|-------------------|-------------------------|
| Pin Number | AGL1000 Function |
| N17 | IO100NPB1 |
| N18 | IO102NDB1 |
| N19 | IO102PDB1 |
| N20 | NC |
| N21 | IO101NPB1 |
| N22 | IO103PDB1 |
| P1 | NC |
| P2 | IO199PDB3 |
| P3 | IO199NDB3 |
| P4 | IO202NDB3 |
| P5 | IO202PDB3 |
| P6 | IO196PPB3 |
| P7 | IO193PPB3 |
| P8 | VCCIB3 |
| P9 | GND |
| P10 | VCC |
| P11 | VCC |
| P12 | VCC |
| P13 | VCC |
| P14 | GND |
| P15 | VCCIB1 |
| P16 | GDB0/IO112NPB1 |
| P17 | IO106NDB1 |
| P18 | IO106PDB1 |
| P19 | IO107PDB1 |
| P20 | NC |
| P21 | IO104PDB1 |
| P22 | IO103NDB1 |
| R1 | NC |
| R2 | IO197PPB3 |
| R3 | VCC |
| R4 | IO197NPB3 |
| R5 | IO196NPB3 |
| R6 | IO193NPB3 |
| R7 | GEC0/IO190NPB3 |
| R8 | VMV3 |