



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	13824
Total RAM Bits	110592
Number of I/O	177
Number of Gates	600000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/agl600v2-fgg256t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Wide Range I/O Support

IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
- 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-5 on page 1-9).
- 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
 - 1 I/O is set to drive out logic High
 - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

User I/O Characteristics

Timing Model




Figure 2-3 • Timing Model
Operating Conditions: Std. Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case VCC = 1.425 V, for DC 1.5 V Core Voltage, Applicable to V2 and V5 Devices

Table 2-49 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	VIL		VIH		V _{OL}	VOH	VOH IOL I		IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-50 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	5

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Table 2-92 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	Std.	1.55	2.91	0.26	1.19	1.10	2.95	2.66	2.50	2.72	8.74	8.45	ns
4 mA	Std.	1.55	2.91	0.26	1.19	1.10	2.95	2.66	2.50	2.72	8.74	8.45	ns
6 mA	Std.	1.55	2.51	0.26	1.19	1.10	2.54	2.18	2.75	3.21	8.33	7.97	ns
8 mA	Std.	1.55	2.51	0.26	1.19	1.10	2.54	2.18	2.75	3.21	8.33	7.97	ns
12 mA	Std.	1.55	2.29	0.26	1.19	1.10	2.32	1.94	2.94	3.52	8.10	7.73	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-93 • 2.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	1.55	4.85	0.26	1.15	1.10	4.93	4.55	2.13	2.24	ns
4 mA	Std.	1.55	4.85	0.26	1.15	1.10	4.93	4.55	2.13	2.24	ns
6 mA	Std.	1.55	4.09	0.26	1.15	1.10	4.16	3.95	2.38	2.71	ns
8 mA	Std.	1.55	4.09	0.26	1.15	1.10	4.16	3.95	2.38	2.71	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-94 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

Applicable to Standard Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	1.55	2.76	0.26	1.15	1.10	2.80	2.52	2.13	2.32	ns
4 mA	Std.	1.55	2.76	0.26	1.15	1.10	2.80	2.52	2.13	2.32	ns
6 mA	Std.	1.55	2.39	0.26	1.15	1.10	2.42	2.05	2.38	2.80	ns
8 mA	Std.	1.55	2.39	0.26	1.15	1.10	2.42	2.05	2.38	2.80	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-60 Revision 27

1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer. Furthermore, all LVCMOS 1.2 V software macros comply with LVCMOS 1.2 V wide range as specified in the JESD8-12A specification.

Table 2-127 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

1.2 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.26	0.25 * VCCI	0.75 * VCCI	2	2	20	26	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-128 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

1.2 V LVCMOS		VIL	VIH		VOL	VOH	I _{OL}	ЮН	IOSH	IOSL	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.26	0.25 * VCCI	0.75 * VCCI	2	2	20	26	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-129 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

1.2 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μA ⁴
1 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	1	1	20	26	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-156 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t _{OCLKQ}	Clock-to-Q of the Output Data Register	HH, DOUT
t _{OSUD}	Data Setup Time for the Output Data Register	FF, HH
t _{OHD}	Data Hold Time for the Output Data Register	FF, HH
tosuE	Enable Setup Time for the Output Data Register	GG, HH
t _{OHE}	Enable Hold Time for the Output Data Register	GG, HH
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
tOREMCLR	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
torecclr	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	HH, EOUT
t _{OESUD}	Data Setup Time for the Output Enable Register	JJ, HH
t _{OEHD}	Data Hold Time for the Output Enable Register	JJ, HH
toesue	Enable Setup Time for the Output Enable Register	KK, HH
t _{OEHE}	Enable Hold Time for the Output Enable Register	KK, HH
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
toeremclr	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
toerecclr	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t _{ICLKQ}	Clock-to-Q of the Input Data Register	AA, EE
t _{ISUD}	Data Setup Time for the Input Data Register	CC, AA
t _{IHD}	Data Hold Time for the Input Data Register	CC, AA
t _{ISUE}	Enable Setup Time for the Input Data Register	BB, AA
t _{IHE}	Enable Hold Time for the Input Data Register	BB, AA
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t _{IREMCLR}	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t _{IRECCLR}	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: *See Figure 2-17 on page 2-86 for more information.

1.2 V DC Core Voltage

Table 2-172 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{CLKQ}	Clock-to-Q of the Core Register	1.61	ns
t _{SUD}	Data Setup Time for the Core Register	1.17	ns
t _{HD}	Data Hold Time for the Core Register	0.00	ns
t _{SUE}	Enable Setup Time for the Core Register	1.29	ns
t _{HE}	Enable Hold Time for the Core Register	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.87	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.89	ns
t _{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	ns
t _{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.24	ns
t _{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	ns
t _{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.24	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.46	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.46	ns
t _{CKMPWH}	Clock Minimum Pulse Width High for the Core Register	0.95	ns
t _{CKMPWL}	Clock Minimum Pulse Width Low for the Core Register	0.95	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-100 Revision 27

Global Resource Characteristics

AGL250 Clock Tree Topology

Clock delays are device-specific. Figure 2-29 is an example of a global tree used for clock routing. The global tree presented in Figure 2-29 is driven by a CCC located on the west side of the AGL250 device. It is used to drive all D-flip-flops in the device.




Figure 2-29 • Example of Global Tree Use in an AGL250 Device for Clock Routing

Table 2-177 • AGL250 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

			Std.				
Parameter	Description	Mir	1. ¹	Max. ²	Units		
t _{RCKL}	Input Low Delay for Global Clock	1.3	39	1.73	ns		
t _{RCKH}	Input High Delay for Global Clock	1.4	11	1.84	ns		
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.1	8		ns		
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.1	5		ns		
t _{RCKSW}	Maximum Skew for Global Clock			0.43	ns		

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-178 • AGL400 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.45	1.79	ns
t _{RCKH}	Input High Delay for Global Clock	1.48	1.91	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-104 Revision 27

Table 2-194 • RAM512X18

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{AS}	Address setup time	1.53	ns
t _{AH}	Address hold time	0.29	ns
t _{ENS}	REN, WEN setup time	1.36	ns
t _{ENH}	REN, WEN hold time	0.15	ns
t _{DS}	Input data (WD) setup time	1.33	ns
t _{DH}	Input data (WD) hold time	0.66	ns
t _{CKQ1}	Clock High to new data valid on RD (output retained)	7.88	ns
t _{CKQ2}	Clock High to new data valid on RD (pipelined)	3.20	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address – Applicable to Opening Edge	0.87	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address – Applicable to Opening Edge	1.04	ns
t _{RSTBQ}	RESET Low to data out Low on RD (flow through)	3.86	ns
	RESET Low to data out Low on RD (pipelined)	3.86	ns
t _{REMRSTB}	RESET removal	1.12	ns
t _{RECRSTB}	RESET recovery	5.93	ns
t _{MPWRSTB}	RESET minimum pulse width	1.18	ns
t _{CYC}	Clock cycle time	10.90	ns
F _{MAX}	Maximum frequency	92	MHz

Notes:

- 1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-120 Revision 27



UC81		
Pin Number	AGL030 Function	
A1	IO00RSB0	
A2	IO02RSB0	
А3	IO06RSB0	
A4	IO11RSB0	
A5	IO16RSB0	
A6	IO19RSB0	
A7	IO22RSB0	
A8	IO24RSB0	
A9	IO26RSB0	
B1	IO81RSB1	
B2	IO04RSB0	
В3	IO10RSB0	
B4	IO13RSB0	
B5	IO15RSB0	
B6	IO20RSB0	
В7	IO21RSB0	
B8	IO28RSB0	
В9	IO25RSB0	
C1	IO79RSB1	
C2	IO80RSB1	
C3	IO08RSB0	
C4	IO12RSB0	
C5	IO17RSB0	
C6	IO14RSB0	
C7	IO18RSB0	
C8	IO29RSB0	
C9	IO27RSB0	
D1	IO74RSB1	
D2	IO76RSB1	
D3	IO77RSB1	
D4	VCC	
D5	VCCIB0	
D6	GND	
D7	IO23RSB0	
D8	IO31RSB0	
D9	IO30RSB0	


UC81		
Pin Number	AGL030 Function	
E1	GEB0/IO71RSB1	
E2	GEA0/IO72RSB1	
E3	GEC0/IO73RSB1	
E4	VCCIB1	
E5	VCC	
E6	VCCIB0	
E7	GDC0/IO32RSB0	
E8	GDA0/IO33RSB0	
E9	GDB0/IO34RSB0	
F1	IO68RSB1	
F2	IO67RSB1	
F3	IO64RSB1	
F4	GND	
F5	VCCIB1	
F6	IO47RSB1	
F7	IO36RSB0	
F8	IO38RSB0	
F9	IO40RSB0	
G1	IO65RSB1	
G2	IO66RSB1	
G3	IO57RSB1	
G4	IO53RSB1	
G5	IO49RSB1	
G6	IO45RSB1	
G7	IO46RSB1	
G8	VJTAG	
G9	TRST	
H1	IO62RSB1	
H2	FF/IO60RSB1	
H3	IO58RSB1	
H4	IO54RSB1	
H5	IO48RSB1	
H6	IO43RSB1	
H7	IO42RSB1	
H8	TDI	
H9	TDO	

UC81		
Pin Number	AGL030 Function	
J1	IO63RSB1	
J2	IO61RSB1	
J3	IO59RSB1	
J4	IO56RSB1	
J5	IO52RSB1	
J6	IO44RSB1	
J7	TCK	
J8	TMS	
J9	VPUMP	

4-2 Revision 27



CS281



Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

4-16 Revision 27



CS281			CS281		CS281
Pin Number	AGL600 Function	Pin Number	AGL600 Function	Pin Number	AGL600 Function
H8	VCC	K15	IO73NPB1	N4	IO150PPB3
H9	VCCIB0	K16	GND	N5	IO148NPB3
H10	VCC	K18	IO74NPB1	N7	GEA2/IO143RSB2
H11	VCCIB0	K19	VCCIB1	N8	VCCIB2
H12	VCC	L1	GFB2/IO160PDB3	N9	IO117RSB2
H13	VCCIB1	L2	IO160NDB3	N10	IO115RSB2
H15	IO68NPB1	L4	GFC2/IO159PPB3	N11	IO114RSB2
H16	GCB0/IO70NPB1	L5	IO153PPB3	N12	VCCIB2
H18	GCA1/IO71PPB1	L7	IO153NPB3	N13	VPUMP
H19	GCA2/IO72PPB1	L8	VCCIB3	N15	IO82PPB1
J1	VCOMPLF	L9	GND	N16	IO85PPB1
J2	GFA0/IO162NDB3	L10	GND	N18	IO82NPB1
J4	VCCPLF	L11	GND	N19	IO81PPB1
J5	GFC0/IO164NPB3	L12	VCCIB1	P1	IO151PDB3
J7	GFA2/IO161PDB3	L13	IO76PPB1	P2	GND
J8	VCCIB3	L15	IO76NPB1	P3	IO151NDB3
J9	GND	L16	IO77PPB1	P4	IO149PPB3
J10	GND	L18	IO78NPB1	P5	GEA0/IO144NPB3
J11	GND	L19	IO77NPB1	P15	IO83NDB1
J12	VCCIB1	M1	IO158PDB3	P16	IO83PDB1
J13	GCC1/IO69PPB1	M2	IO158NDB3	P17	GDC1/IO86PPB1
J15	GCA0/IO71NPB1	M4	IO154NPB3	P18	GND
J16	GCB2/IO73PPB1	M5	IO152PPB3	P19	IO85NPB1
J18	IO72NPB1	M7	VCCIB3	R1	IO150NPB3
J19	IO75PSB1	M8	VCC	R2	IO149NPB3
K1	VCCIB3	M9	VCCIB2	R4	GEC1/IO146PPB3
K2	GFA1/IO162PDB3	M10	VCC	R5	GEB1/IO145PPB3
K4	GND	M11	VCCIB2	R6	IO138RSB2
K5	IO159NPB3	M12	VCC	R7	IO127RSB2
K7	IO161NDB3	M13	VCCIB1	R8	IO123RSB2
K8	VCC	M15	IO79NPB1	R9	IO118RSB2
K9	GND	M16	IO81NPB1	R10	IO111RSB2
K10	GND	M18	IO79PPB1	R11	IO106RSB2
K11	GND	M19	IO78PPB1	R12	IO103RSB2
K12	VCC	N1	IO154PPB3	R13	IO97RSB2
K13	GCC2/IO74PPB1	N2	IO152NPB3	R14	IO95RSB2

4-18 Revision 27



FG484		
Pin Number	AGL400 Function	
A1	GND	
A1 A2	GND	
A3	VCCIB0	
A3 A4	NC NC	
	NC NC	
A5		
A6	IO15RSB0	
A7	IO18RSB0	
A8	NC	
A9	NC	
A10	IO23RSB0	
A11	IO29RSB0	
A12	IO35RSB0	
A13	IO36RSB0	
A14	NC	
A15	NC	
A16	IO50RSB0	
A17	IO51RSB0	
A18	NC	
A19	NC	
A20	VCCIB0	
A21	GND	
A22	GND	
AA1	GND	
AA2	VCCIB3	
AA3	NC	
AA4	NC	
AA5	NC	
AA6	NC	
AA7	NC	
AA8	NC	
AA9	NC	
AA10	NC	
AA11	NC	
AA12	NC	
AA13	NC	
AA14	NC	

4-64 Revision 27



FG484		
Pin Number	AGL400 Function	
E13	IO38RSB0	
E14	IO42RSB0	
E15	GBC1/IO55RSB0	
E16	GBB0/IO56RSB0	
E17	IO44RSB0	
E18	GBA2/IO60PDB1	
E19	IO60NDB1	
E20	GND	
E21	NC	
E22	NC	
F1	NC	
F2	NC	
F3	NC	
F4	IO154VDB3	
F5	IO155VDB3	
F6	IO11RSB0	
F7	IO07RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO20RSB0	
F11	IO24RSB0	
F12	IO33RSB0	
F13	IO39RSB0	
F14	IO45RSB0	
F15	GBC0/IO54RSB0	
F16	IO48RSB0	
F17	VMV0	
F18	IO61NPB1	
F19	IO63PDB1	
F20	NC	
F21	NC	
F22	NC	
G1	NC	
G2	NC	
G3	NC	
G4	IO151VDB3	

4-68 Revision 27



FG484		
Pin Number	AGL400 Function	
V15	IO85RSB2	
V16	GDB2/IO81RSB2	
V17	TDI	
V18	NC	
V19	TDO	
V20	GND	
V21	NC	
V22	NC	
W1	NC	
W2	NC	
W3	NC	
W4	GND	
W5	IO126RSB2	
W6	FF/GEB2/IO133RSB2	
W7	IO124RSB2	
W8	IO116RSB2	
W9	IO113RSB2	
W10	IO107RSB2	
W11	IO105RSB2	
W12	IO102RSB2	
W13	IO97RSB2	
W14	IO92RSB2	
W15	GDC2/IO82RSB2	
W16	IO86RSB2	
W17	GDA2/IO80RSB2	
W18	TMS	
W19	GND	
W20	NC	
W21	NC	
W22	NC	
Y1	VCCIB3	
Y2	NC	
Y3	NC	
Y4	NC	
Y5	GND	
Y6	NC	

4-76 Revision 27

FG484		
Pin Number	AGL1000 Function	
E13	IO51RSB0	
E14	IO57RSB0	
E15	GBC1/IO73RSB0	
E16	GBB0/IO74RSB0	
E17	IO71RSB0	
E18	GBA2/IO78PDB1	
E19	IO81PDB1	
E20	GND	
E21	NC	
E22	IO84PDB1	
F1	NC	
F2	IO215PDB3	
F3	IO215NDB3	
F4	IO224NDB3	
F5	IO225NDB3	
F6	VMV3	
F7	IO11RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO25RSB0	
F11	IO36RSB0	
F12	IO42RSB0	
F13	IO49RSB0	
F14	IO56RSB0	
F15	GBC0/IO72RSB0	
F16	IO62RSB0	
F17	VMV0	
F18	IO78NDB1	
F19	IO81NDB1	
F20	IO82PPB1	
F21	NC	
F22	IO84NDB1	
G1	IO214NDB3	
G2	IO214NDB3	
G2 G3	NC	
G4	IO222NDB3	

4-94 Revision 27

FG484		
Pin Number	AGL1000 Function	
H19	IO87PDB1	
H20	VCC	
H21	NC	
H22	NC	
J1	IO212NDB3	
J2	IO212PDB3	
J3	NC	
J4	IO217NDB3	
J5	IO218NDB3	
J6	IO216PDB3	
J7	IO216NDB3	
J8	VCCIB3	
J9	GND	
J10	VCC	
J11	VCC	
J12	VCC	
J13	VCC	
J14	GND	
J15	VCCIB1	
J16	IO83NPB1	
J17	IO86NPB1	
J18	IO90PPB1	
J19	IO87NDB1	
J20	NC	
J21	IO89PDB1	
J22	IO89NDB1	
K1	IO211PDB3	
K2	IO211NDB3	
K3	NC	
K4	IO210PPB3	
K5	IO213NDB3	
K6	IO213PDB3	
K7	GFC1/IO209PPB3	
K8	VCCIB3	
K9	VCC	
K10	GND	

4-96 Revision 27

Pin Number AGL1000 Function V15 IO125RSB2 V16 GDB2/IO115RSB2 V17 TDI V18 GNDQ V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2	FG484		
V15 IO125RSB2 V16 GDB2/IO115RSB2 V17 TDI V18 GNDQ V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO153RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO130RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC Y1 VCCIB3 Y2 IO191NDB3 Y3	D' N . I . I		
V16 GDB2/IO115RSB2 V17 TDI V18 GNDQ V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO153RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2			
V17 TDI V18 GNDQ V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO153RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO130RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2		.0.20.1022	
V18 GNDQ V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO130RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2			
V19 TDO V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO153RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2		TDI	
V20 GND V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	V18	GNDQ	
V21 NC V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	V19	TDO	
V22 IO109NDB1 W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	V20	GND	
W1 NC W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	V21	NC	
W2 IO191PDB3 W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	V22	IO109NDB1	
W3 NC W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W1	NC	
W4 GND W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W2	IO191PDB3	
W5 IO183RSB2 W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W3	NC	
W6 FF/GEB2/IO186RSB2 W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W4	GND	
W7 IO172RSB2 W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W5	IO183RSB2	
W8 IO170RSB2 W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W6	FF/GEB2/IO186RSB2	
W9 IO164RSB2 W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W7	IO172RSB2	
W10 IO158RSB2 W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W8	IO170RSB2	
W11 IO153RSB2 W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W9	IO164RSB2	
W12 IO142RSB2 W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W10	IO158RSB2	
W13 IO135RSB2 W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W11	IO153RSB2	
W14 IO130RSB2 W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W12	IO142RSB2	
W15 GDC2/IO116RSB2 W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W13	IO135RSB2	
W16 IO120RSB2 W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W14	IO130RSB2	
W17 GDA2/IO114RSB2 W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W15	GDC2/IO116RSB2	
W18 TMS W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W16	IO120RSB2	
W19 GND W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W17	GDA2/IO114RSB2	
W20 NC W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W18	TMS	
W21 NC W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W19	GND	
W22 NC Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W20	NC	
Y1 VCCIB3 Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W21	NC	
Y2 IO191NDB3 Y3 NC Y4 IO182RSB2	W22	NC	
Y3 NC Y4 IO182RSB2	Y1	VCCIB3	
Y4 IO182RSB2	Y2	IO191NDB3	
	Y3	NC	
Y5 GND	Y4	IO182RSB2	
	Y5	GND	
Y6 IO177RSB2	Y6	IO177RSB2	

4-102 Revision 27



Datasheet Information

Revision / Version	Changes	Page
Advance v0.7 (continued)	The former Table 2-16 • Maximum I/O Frequency for Single-Ended and Differential I/Os in All Banks in IGLOO Devices (maximum drive strength and high slew selected) was removed.	N/A
	The "During Flash*Freeze Mode" section was updated to include information about the output of the I/O to the FPGA core.	2-57
	Table 2-31 • Flash*Freeze Pin Location in IGLOO Family Packages (device-independent) was updated to add UC81 and CS281. Flash*Freeze pins were assigned for CS81, CS121, and CS196.	2-61
	Figure 2-40 • Flash*Freeze Mode Type 2 - Timing Diagram was updated to modify the LSICC Signal.	2-55
	Information regarding calculation of the quiescent supply current was added to the "Quiescent Supply Current" section.	3-6
	Table 3-8 • Quiescent Supply Current (I _{DD}) Characteristics, IGLOO Flash*Freeze Mode [†] was updated.	3-6
	Table 3-9 • Quiescent Supply Current (I_{DD}) Characteristics, IGLOO Sleep Mode (VCC = 0 V) [†] was updated.	3-6
	Table 3-11 • Quiescent Supply Current (I _{DD}), No IGLOO Flash*Freeze Mode1 was updated.	3-7
	Table 3-115 • Minimum and Maximum DC Input and Output Levels was updated.	3-58
	Table 3-156 • JTAG 1532 was updated and Table 3-155 • JTAG 1532 is new.	3-104
	The "121-Pin CSP" and "281-Pin CSP" packages are new.	4-5, 4-7
	The "81-Pin CSP" table for the AGL030 device was updated to change the G6 pin function to IO44RSB1 and the JG pin function to IO45RSB1.	4-4
	The "121-Pin CSP" table for the AGL060 device is new.	4-6
	The "256-Pin FBGA" table for the AGL1000 device is new.	4-34
	The "281-Pin CSP" table for the AGL 600 device is new.	4-8
	The "100-Pin VQFP" table for the AGL060 device is new.	4-18
	The "144-Pin FBGA" table for the AGL250 device is new.	4-24
	The "144-Pin FBGA" table for the AGL1000 device is new.	4-28
	The "484-Pin FBGA" table for the AGL600 device is new.	4-38
	The "484-Pin FBGA" table for the AGL1000 device is new.	4-43
Advance v0.6 (November 2007)	Table 1 • IGLOO Product Family, the "I/Os Per Package1" table, and the "IGLOO Ordering Information", and the Temperature Grade Offerings table were updated to add the UC81 package.	i, ii, iii, iv
	The "81-Pin µCSP" table for the AGL030 device is new.	4-3
	The "81-Pin CSP" table for the AGL030 device is new.	4-1
Advance v0.5 (September 2007)	Table 1 • IGLOO Product Family was updated for AGL030 in the Package Pins section to change CS181 to CS81.	i

5-11 Revision 27