



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

ctive  RM® Cortex®-M0+  2-Bit Single-Core  2MHz  C, IrDA, SPI, UART/USART  rown-out Detect/Reset, DMA, POR, PWM, WDT  1  5KB (16K x 8)  LASH  12 x 8
RM® Cortex®-M0+ 2-Bit Single-Core 2MHz C, IrDA, SPI, UART/USART rown-out Detect/Reset, DMA, POR, PWM, WDT L 5KB (16K x 8) LASH
2-Bit Single-Core 2MHz C, IrDA, SPI, UART/USART rown-out Detect/Reset, DMA, POR, PWM, WDT 1 5KB (16K x 8) LASH
2MHz C, IrDA, SPI, UART/USART rown-out Detect/Reset, DMA, POR, PWM, WDT 1 5KB (16K x 8) ASH
C, IrDA, SPI, UART/USART  rown-out Detect/Reset, DMA, POR, PWM, WDT  1  5KB (16K x 8)  ASH
rown-out Detect/Reset, DMA, POR, PWM, WDT  5KB (16K x 8)  ASH
1 5KB (16K x 8) .ASH
5KB (16K x 8) ASH
ASH
12 y 8
12 / 0
< x 8
65V ~ 3.6V
/D 4x12b
ternal
0°C ~ 105°C (TA)
urface Mount
4-TSSOP (0.173", 4.40mm Width)
4-TSSOP
tps://www.e-xfl.com/product-detail/stmicroelectronics/stm32l021d4p7
۰C ۱۱ 4۰

Contents STM32L021x4

# **Contents**

1	Intro	duction 9
2	Desc	cription
	2.1	Device overview
	2.2	Ultra-low-power device continuum
3	Fund	ctional overview14
	3.1	Low-power modes
	3.2	Interconnect matrix
	3.3	ARM® Cortex®-M0+ core
	3.4	Reset and supply management
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
		3.4.4 Boot modes
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs)
	3.8	Memories
	3.9	Direct memory access (DMA)
	3.10	Analog-to-digital converter (ADC)
	3.11	Temperature sensor
		3.11.1 Internal voltage reference (V <sub>REFINT</sub> )
	3.12	Ultra-low-power comparators and reference voltage
	3.13	System configuration controller
	3.14	AES
	3.15	Timers and watchdogs
	5.15	3.15.1 General-purpose timers (TIM2, TIM21)
		3.15.2 Low-power Timer (LPTIM)
		3.15.3 SysTick timer
		3.15.4 Independent watchdog (IWDG)
		3.15.5 Window watchdog (WWDG)



STM32L021x4 Description

# 2.1 Device overview

Table 1. Ultra-low-power STM32L021x4 device features and peripheral counts

Periphe	ral	STM32 L021D4	STM32 L021F4	STM32 L021G4	STM32L021K4		
Flash (Kbytes)		16					
Data EEPROM (bytes)			5′	12			
RAM (Kbytes)			2	2			
AES			•	1			
General- purpose			2	2			
	LPTIM		,	1			
RTC/SYSTICE WWDG			1/1/	/1/1			
	SPI	1					
Communication	I <sup>2</sup> C	1					
interfaces	USART	1					
	LPUART	1					
GPIOs		11	16	24	26/28 <sup>(1)</sup>		
Clocks: HSE <sup>(2)</sup> /LSE/HS	I/MSI/LSI	1/1/1/1/1					
12-bit synchronized AD Number of channels	С	1 4	1 1 7/9 <sup>(3)</sup> 10				
Comparators		2					
Max. CPU frequency		32 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option					
Operating temperature	s	Ambient temperature: -40 to +125 °C Junction temperature: -40 to +130 °C					
Packages		TSSOP14	TSSOP20, UFQFPN20	UFQFPN28	LQFP32, UFQFPN32		

<sup>1.</sup> The devices feature 26 and 28 GPIOs on LQFP32 and UFQFPN32, respectively.

<sup>2.</sup> HSE available only as external clock input (HSE bypass).

<sup>3.</sup> The devices feature 7 and 9 ADC channels on UFQFPN20 and TSSOP20, respectively.

Functional overview STM32L021x4

### 3 Functional overview

### 3.1 Low-power modes

The ultra-low-power STM32L021x4 supports dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### • Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

#### Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSE and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in  $3.5 \mu s$ , the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event



**Functional overview** STM32L021x4

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)(2)

			Low-	Low-		Stop	S	Standby
IPs	Run/Active	Sleep	power run	power sleep	Wakeup capability			Wakeup capability
Wakeup time to Run mode	0 μs	6 CPU cycles	3 µs	7 CPU cycles		5 µs		65 µs
	mption Down to .8 to 3.6 V 128 μΑ/MHz (from Flash)	Down to 31 µA/MHz (from Flash)	Down to		0.29 μA (No RTC) V <sub>DD</sub> =1.8 V			18 μΑ (No ) V <sub>DD</sub> =1.8 V
Consumption				Down to		4 μA (with V <sub>DD</sub> =1.8 V		1 μA (with ) V <sub>DD</sub> =1.8 V
V <sub>DD</sub> =1.8 to 3.6 V (Typ)			7 μΑ	3.8 µA		34 μΑ (No ) V <sub>DD</sub> =3.0 V		23 μΑ (No ) V <sub>DD</sub> =3.0 V
						7 μA (with ) V <sub>DD</sub> =3.0 V		3 μA (with ) V <sub>DD</sub> =3.0 V

Legend:

= Yes (enable).

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

#### 3.2 **Interconnect matrix**

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 5. STM32L021x4 peripherals interconnect matrix

Interconnect source Interconnect destination		Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM1	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Υ



<sup>&</sup>quot;O" = Optional, can be enabled/disabled by software)
"-" = Not available

STM32L021x4 Functional overview

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD/VDDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD/VDDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD/VDDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

# 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC CSR).

#### 3.4.4 Boot modes

At startup, BOOT0 pin and nBOOT0, nBOOT1 and nBOOT\_SEL option bits are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1 (PA4, PA7, PA13 and PA14 on TSSOP14 package or PA4, PA5, PA6 and PA7 on other packages) or USART2 (PA2, PA3 and PA9, PA10). See STM32™ microcontroller system memory boot mode AN2606 for details.

Functional overview STM32L021x4

#### 3.16.4 Serial peripheral interface (SPI)

The SPI is able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPI can be served by the DMA controller.

Refer to *Table 10* for the supported modes and features of SPI interface.

SPI features<sup>(1)</sup>

Hardware CRC calculation

X

I2S mode

TI mode

X

Table 10. SPI implementation

# 3.17 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

# 3.18 Serial wire debug port (SW-DP)


An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

<sup>1.</sup> X = supported.

STM32L021x4 Memory mapping

# 5 Memory mapping

Figure 9. Memory map



<sup>1.</sup> Refer to the STM32L021x4 reference manual for details on the Flash memory organization for each memory size.

# 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 $\sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (for the 1.65 V  $\leq$  V $_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

# 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



# 6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Kernel logic Logic (CPU, Digital & Memories) Regulator N × 100 nF  $+ 1 \times 10 \mu F$  $V_{\text{DDA}}$  $V_{\text{DDA}}$ Analog: 100 nF ■ + 1 µF RC,PLL,COMP, ADC  $V_{\text{SSA}}$ MSv36135V1

Figure 12. Power supply scheme

- 1. On TSSOP14 package,  $\mathrm{V}_{\mathrm{DDA}}$  is internally connected to  $\mathrm{V}_{\mathrm{DD}}.$
- 2.  $V_{SSA}$  is internally connected to  $V_{SS}$  on all packages.

### 6.1.7 Current consumption measurement

IDD VDDA

N× 100 nF

+ 1 × 10 μF

NxVSS

MSv34711V1

Figure 13. Current consumption measurement scheme

# 6.3.3 Embedded internal reference voltage

The parameters given in *Table 20* are based on characterization results, unless otherwise specified.

Table 19. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25°C V <sub>DDA</sub> = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 20. Embedded internal reference voltage<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT out</sub> <sup>(2)</sup>	Internal reference voltage	– 40 °C < T <sub>J</sub> < +125 °C	1.202	1.224	1.242	V
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured $V_{REF,MEAS}$ Accuracy of factory-measured $V_{REF,MEAS}$ Accuracy of factory-measured $V_{DDA}$ values		-	-	±5	mV
T <sub>Coeff</sub> <sup>(4)</sup>	Temperature coefficient	-40 °C < T <sub>J</sub> < +125 °C	-	25	100	nnm/°C
Coeff` ′	Temperature coemicient	0 °C < T <sub>J</sub> < +50 °C	-	-	20	ppm/°C
A <sub>Coeff</sub> <sup>(4)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V <sub>DDCoeff</sub> <sup>(4)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> (4)(5)	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T <sub>ADC_BUF</sub> <sup>(4)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I <sub>BUF_ADC</sub> <sup>(4)</sup>	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μА
I <sub>VREF_OUT</sub> <sup>(4)</sup>	VREF_OUT output current <sup>(6)</sup>	-	-	-	1	μΑ
C <sub>VREF_OUT</sub> <sup>(4)</sup>	VREF_OUT output load	-	-	-	50	pF
I <sub>LPBUF</sub> <sup>(4)</sup>	Consumption of reference		-	730	1200	nA
V <sub>REFINT_DIV1</sub> <sup>(4)</sup>	1/4 reference voltage	-	24	25	26	
V <sub>REFINT_DIV2</sub> <sup>(4)</sup>	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub> <sup>(4)</sup>	3/4 reference voltage	-	74	75	76	KEFIINI

<sup>1.</sup> Refer to *Table 32: Peripheral current consumption in Stop and Standby mode* for the value of the internal reference current consumption (I<sub>REFINT</sub>).

<sup>3.</sup> The internal  $V_{\mathsf{REF}}$  value is individually measured in production and stored in dedicated EEPROM bytes.



<sup>2.</sup> Guaranteed by test in production.





Figure 14.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25 °C, Run mode, code running from Flash memory, Range 2, 16 MHz HSE, 1WS




MSv40355V2



Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
	Supply current in Stop mode	$T_A = -40^{\circ}C$ to 25°C	0.34	0.99	
		T <sub>A</sub> = 55°C	0.43	1.9	
I <sub>DD</sub> (Stop)		T <sub>A</sub> = 85°C	0.94	4.2	μΑ
		T <sub>A</sub> = 105°C	2.0	0 9	
		T <sub>A</sub> = 125°C	4.9	19	

Table 28. Typical and maximum current consumptions in Stop mode

<sup>1.</sup> Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.






Figure 18.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = -40/25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF




Table 31. Peripheral current consumption in run or Sleep mode<sup>(1)</sup>

		Typical	consumption, V	/ <sub>DD</sub> = 3.0 V, T <sub>A</sub> =	25 °C	
Peripheral		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	2.5	2	1.6	2	
	LPUART1	8.3	7.2	5.4	7.2	
APB1	I2C1	11	8.2	6.8	8.9	μΑ/MHz
AFDI	LPTIM1	14	11	8.7	11	(f <sub>HCLK</sub> )
	TIM2	10.5	8.5	6.4	8.5	
	USART2	8.5	6.8	5.4	7.1	
	ADC1 <sup>(2)</sup>	5.0	3.9	3.3	4	μΑ/ΜΗz (f <sub>HCLK</sub> )
	SPI1	4.5	3.5	2.9	3.6	
APB2	TIM21	6.8	6.1	4.5	5.6	
	DBGMCU	1.7	1.7	1.1	1.4	
	SYSCFG/ COMP	2.5	2.4	1.6	2.3	
Cortex-	GPIOA	7.6	6.3	4.9	6.5	
M0+ core	GPIOB	5.1	4.1	3.2	4	μΑ/ΜΗz (f <sub>HCLK</sub> )
I/O port	GPIOC	1.1	0.7	0.6	0.8	(TIOLIC)
	CRC	1.5	1.1	1	1.2	
AHB	FLASH <sup>(3)</sup>	10	8.5	7	8.5	
АПБ	AES	3.6	3.0	2.4	2.8	μΑ/ΜΗz (f <sub>HCLK</sub> )
	DMA1	5.3	4.2	3.5	4.8	( HOLK)
All enabled	t	96	80	62	88	
PWR		2.1	1.9	1.4	1.8	μΑ/ΜΗz (f <sub>HCLK</sub> )

Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

<sup>2.</sup> HSI oscillator is OFF for this measure.

<sup>3.</sup> These values correspond to the Flash memory dynamic current consumption. The Flash memory static consumption (Flash memory ON) equals 12 μA and does not depend on the frequency. The Flash memory consumption is already taken into account in all the supply current consumption tables (Flash memory ON cases).

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min<sup>(2)</sup> Conditions<sup>(2)</sup> Symbol Unit **Parameter** Тур Max  $f_{LSE}$ LSE oscillator frequency 32.768 kHz LSEDRV[1:0]=00 0.5 lower driving capability LSEDRV[1:0]= 01 0.75 medium low driving capability Maximum critical crystal  $\,G_m\,$ μA/V transconductance LSEDRV[1:0] = 101.7 medium high driving capability LSEDRV[1:0]=11 2.7 higher driving capability  $t_{SU(LSE)}^{(3)}$ V<sub>DD</sub> is stabilized Startup time 2 s

Table 36. LSE oscillator characteristics<sup>(1)</sup>

- 1. Guaranteed by design, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers"
- Guaranteed by characterization results, not tested in production. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high-driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <a href="http://www.st.com">http://www.st.com</a>.




Figure 21. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

Table 47. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +125 °C conforming to JESD78A	II level A

#### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 48.

Table 48. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on all FT pins	-5 <sup>(1)</sup>	NA	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

# 6.3.17 Comparators

Table 58. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	KZ2
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	$V_{DDA}$	V
t <sub>START</sub>	Comparator startup time	-	-	7	10	II.C
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs
V <sub>offset</sub>	Comparator offset <sup>(3)</sup>	-	-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions <sup>(3)</sup>	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(4)</sup>	-	-	160	260	nA

- 1. Guaranteed by characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and degrade the comparator performance.
- 4. Comparator consumption only. Internal reference voltage not included.

Table 59. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDA</sub>	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
+.	Comparator startup timo	Fast mode	-	15	20	
t <sub>START</sub>	Comparator startup time	Slow mode	-	20	25	
t <sub>d slow</sub>	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤ V <sub>DDA</sub> ≤ 2.7 V	-	1.8	3.5	
	Propagation delay. 7 in slow mode	2.7 V ≤ V <sub>DDA</sub> ≤ 3.6 V	-	2.5	6	μs
t <sub>d fast</sub>	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤ V <sub>DDA</sub> ≤ 2.7 V	-	0.8	2	
	Propagation delay**/ in fast mode	2.7 V ≤ V <sub>DDA</sub> ≤ 3.6 V	-	1.2	4	
V <sub>offset</sub>	Comparator offset error <sup>(3)</sup>		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_{A} = 0 \text{ to } 50 \text{ °C} \\ &V = V_{REFINT}, \\ &3/4 \text{ $V_{REFINT},$} \\ &1/2 \text{ $V_{REFINT},$} \\ &1/4 \text{ $V_{REFINT},$} \\ \end{split}$	-	15	30	ppm /°C

Table 59	Comparator 2	characteristics	(continued)
I abic os.	OUIIIDAI ALUI E	Citalacteristics	<i>tooniliiucui</i>

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
I <sub>COMP2</sub>	Current consumption <sup>(4)</sup>	Fast mode	-	3.5	5	μA
	Current consumption.	Slow mode	-	0.5	2	μΑ

- 1. Guaranteed by characterization results, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach
  the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and
  degrade the comparator performance.
- Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

#### 6.3.18 Timer characteristics

#### **TIM timer characteristics**

The parameters given in the Table 60 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 60. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time		1	-	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns
f	Timer external clock frequency on CH1 to CH4		0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>		f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz
Res <sub>TIM</sub>	Timer resolution	-		16	bit
tcounter	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
	period when internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs
t <sub>MAX_COUNT</sub>	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
	I waxii i u i i possible coulit	f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2 and TIM21 timers.

### **USART/LPUART** characteristics

The parameters given in the following table are guaranteed by design.


Table 63. USART/LPUART characteristics

Symbol	Parameter	Conditions	Тур	Max	Unit	
<sup>t</sup> wuusart	Wakeup time needed to calculate the maximum USART/LPUART baudrate	Stop mode with main regulator in Run mode, Range 2 or 3	-	8.7	μs	
		Stop mode with main regulator in Run mode, Range 1	-	8.1		
	allowing to wake up from Stop mode	Stop mode with main regulator in low-power mode, Range 2 or 3	-	12		
		Stop mode with main regulator in low-power mode, Range 1	1	11.4		

Part numbering STM32L021x4

# 8 Part numbering

Table 74. STM32L021x4 ordering information scheme



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

