



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	11
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l021d4p7tr

Contents STM32L021x4

Contents

1	Intro	duction	9
2	Desc	cription	D
	2.1	Device overview	1
	2.2	Ultra-low-power device continuum	3
3	Fund	ctional overview14	4
	3.1	Low-power modes	4
	3.2	Interconnect matrix	8
	3.3	ARM® Cortex®-M0+ core	9
	3.4	Reset and supply management	0
		3.4.1 Power supply schemes	
		3.4.2 Power supply supervisor	0
		3.4.3 Voltage regulator	1
		3.4.4 Boot modes	1
	3.5	Clock management	2
	3.6	Low-power real-time clock and backup registers	4
	3.7	General-purpose inputs/outputs (GPIOs)	4
	3.8	Memories	
	3.9	Direct memory access (DMA)	5
	3.10	Analog-to-digital converter (ADC)	
	3.11	Temperature sensor	
		3.11.1 Internal voltage reference (V _{REFINT})	
	3.12	Ultra-low-power comparators and reference voltage	
	3.13	System configuration controller	
	3.14	AES	
	3.15		
	3.13	Timers and watchdogs	
		3.15.1 General-purpose timers (TIM2, TIM21) 28 3.15.2 Low-power Timer (LPTIM) 29	
		3.15.3 SysTick timer	
		3.15.4 Independent watchdog (IWDG)	
		3.15.5 Window watchdog (WWDG)	
		2	_



	3.16	Comm 3.16.1	unication interfaces	
		3.16.1	Universal synchronous/asynchronous receiver transmitter (USART)	
		3.16.3	Low-power universal asynchronous receiver transmitter (LPUART)	
		3.16.4	Serial peripheral interface (SPI)	
	3.17			
			redundancy check (CRC) calculation unit	
	3.18	Serial	wire debug port (SW-DP)	32
4	Pin d	lescript	ions	33
5	Mem	ory ma _l	pping	43
6	Elect	rical ch	naracteristics	44
	6.1	Param	eter conditions	44
		6.1.1	Minimum and maximum values	44
		6.1.2	Typical values	44
		6.1.3	Typical curves	44
		6.1.4	Loading capacitor	44
		6.1.5	Pin input voltage	44
		6.1.6	Power supply scheme	45
		6.1.7	Current consumption measurement	45
	6.2	Absolu	te maximum ratings	46
	6.3	Operat	ting conditions	48
		6.3.1	General operating conditions	48
		6.3.2	Embedded reset and power control block characteristics	49
		6.3.3	Embedded internal reference voltage	51
		6.3.4	Supply current characteristics	52
		6.3.5	Wakeup time from low-power mode	62
		6.3.6	External clock source characteristics	64
		6.3.7	Internal clock source characteristics	67
		6.3.8	PLL characteristics	69
		6.3.9	Memory characteristics	70
		6.3.10	EMC characteristics	72
		6.3.11	Electrical sensitivity characteristics	73
		6.3.12	I/O current injection characteristics	74
		6.3.13	I/O port characteristics	75
		6.3.14	NRST pin characteristics	79

STM32L021x4 Description

2.1 Device overview

Table 1. Ultra-low-power STM32L021x4 device features and peripheral counts

Periphe	ral	STM32 L021D4	STM32 L021F4	STM32 L021G4	STM32L021K4			
Flash (Kbytes)		16						
Data EEPROM (bytes)		512						
RAM (Kbytes)			2	2				
AES			•	1				
Timers	General- purpose	2						
	LPTIM		,	1				
RTC/SYSTICE WWDG			1/1/	/1/1				
	SPI	1						
Communication	I ² C	1						
interfaces	USART	1						
	LPUART		•	1				
GPIOs		11	16	24	26/28 ⁽¹⁾			
Clocks: HSE ⁽²⁾ /LSE/HS	I/MSI/LSI		1/1/1/1/1					
12-bit synchronized AD Number of channels	С	1 4	1 7/9 ⁽³⁾		1 0			
Comparators			2	2				
Max. CPU frequency			32 N	ИНz				
Operating voltage 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR 1.65 V to 3.6 V without BOR option					•			
Operating temperature	s	Ambient temperature: -40 to +125 °C Junction temperature: -40 to +130 °C						
Packages		TSSOP14	TSSOP20, UFQFPN20	UFQFPN28	LQFP32, UFQFPN32			

^{1.} The devices feature 26 and 28 GPIOs on LQFP32 and UFQFPN32, respectively.

^{2.} HSE available only as external clock input (HSE bypass).

^{3.} The devices feature 7 and 9 ADC channels on UFQFPN20 and TSSOP20, respectively.

Functional overview STM32L021x4

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)(2)

			Low-	Low-	Stop	S	Standby
IPs	Run/Active	Sleep	power run	power sleep	Wakeup capability		Wakeup capability
Wakeup time to Run mode	0 μs	6 CPU cycles	3 µs	7 CPU cycles	5 µs		65 µs
		Down to 31 μΑ/MHz (from Flash)	Down to 7 μA		29 μΑ (No) V _{DD} =1.8 V		18 μΑ (No) V _{DD} =1.8 V
Consumption	Down to 128 μΑ/ΜΗz (from Flash)			Down to 3.8 µA	4 μA (with V _{DD} =1.8 V		1 μA (with) V _{DD} =1.8 V
V _{DD} =1.8 to 3.6 V (Typ)					34 μΑ (No) V _{DD} =3.0 V		23 μΑ (No) V _{DD} =3.0 V
					7 μA (with) V _{DD} =3.0 V		3 μA (with) V _{DD} =3.0 V

Legend:

= Yes (enable).

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

3.2 **Interconnect matrix**

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 5. STM32L021x4 peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPy	TIM2,TIM21	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	ı
COMPx	LPTIM1	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y



[&]quot;O" = Optional, can be enabled/disabled by software)
"-" = Not available

STM32L021x4 Functional overview

Low-Low-Interconnect Interconnect Interconnect action Run Sleep power power Stop destination source run sleep Timer triggered by other TIMx TIMx Υ Υ Υ Υ timer Timer triggered by Auto TIM21 Υ Υ Υ Υ wake-up **RTC** Timer triggered by RTC LPTIM1 Υ Υ Υ Υ Υ event

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Clock source used as

input channel for RC

measurement and trimming

Timer input channel and

trigger

Timer input channel and

trigger

Conversion trigger

Table 5. STM32L021x4 peripherals interconnect matrix (continued)

3.3 ARM® Cortex®-M0+ core

All clock

source

GPIO

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation

TIMx

TIMx

LPTIM1

ADC

- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness.

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L021x4 are compatible with all ARM tools and software.

STM32L021x4 **Functional overview**

@V33 Enable Watchdog Legend: HSE = High-speed external clock signal HSI = High-speed internal clock signal Watchdog LS LSI tempo LSI RC RŢCSEL LSI = Low-speed internal clock signal LSE = Low-speed external clock signal RTC2 enable MSI = Multispeed internal clock signal RTC LSE tempo LSE OSC -- LSU LSD LSD @V18 1 MHz @V33 MCOSEL ADC enable LSI ADCCLK MSI RC LSE МSI Level shifters MCO @V18 / 1,2,4,8,16 not deepsleep / 2,4,8,16 CK_PWR @V33 not deepsleep HSI16 RC ck^lrchs_l HSI16 / 1,4 FCLK Level shifters not (sleep or @V18 deepsleep) System Clock **HCLK** not (sleep or - / 8 MSI @V33 TIMxCLK HSI16 HSE AHB **PRESC BYPASS HSE** PCLK1 to APB1 / 1,2,..., 512 Level shifters PLLCLK peripherals .SRC _{@V33} P .ck_pll|n PLL APB1 @V18 PRESC / 1,2,4,8,16 X 3,4,6,8,12,16, Peripheral clock enable 24,32,48 to TIM2 If (APB1 presc=1) x1 / 2,3,4 else x2) Level shifters Peripheral
clock enable
PCLK2 to APB2 Peripheral @V_{DDCORE} Clock Source APB2 PRESC / 1,2,4,8,16 max. Control Peripheral clock enable to TIM21 If (APB2 presc=1) x1-else x2) Peripherals LSI enable LPTIMCLK LSE Peripherals enable HSI16 SYSCLK I PUART/ PCLK Peripherals UARTCLK enable I2C1CLK

Figure 2. Clock tree

MSv37869V1

Functional overview STM32L021x4

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L021x4 devices. It has up to 10 external channels and 2 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (\sim 25 μ A at 10 kSPS, \sim 200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode (see *Table 56: Temperature sensor calibration values*).

3.11.1 Internal voltage reference (V_{RFFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area (see *Table 19: Embedded internal reference voltage calibration values*). It is accessible in read-only mode.


26/111 DocID027982 Rev 4



STM32L021x4 Pin descriptions


4 Pin descriptions

Figure 3. STM32L021x4 LQFP32 pinout



1. The above figure shows the package top view.


Figure 4. STM32L021x4 UFQFPN32 pinout



1. The above figure shows the package top view.


STM32L021x4 Pin descriptions

Figure 7. STM32L021x4 TSSOP20 pinout



1. The above figure shows the package top view.

Figure 8. STM32L021x4 TSSOP14 pinout



1. The above figure shows the package top view.

Table 11. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specific and after reset is the same	ed in brackets below the pin name, the pin function during ne as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
	FTf	5 V tolerant I/O, FM+ capable
I/O structure	TTa	3.3 V tolerant I/O directly connected to the ADC
I/O structure	TC	Standard 3.3V I/O
	В	Dedicated BOOT0 pin
	RST	Bidirectional reset pin with embedded weak pull-up resistor

STM32L021x4 Pin descriptions

Table 12. Pin definitions (continued)

	F	Pin nı	umbe	r		Table 12.	u	J	-3.13 (0	, , , , , , , , , , , , , , , , , , ,	nctions
TSSOP14	UFQFPN20	TSSOP20	UFQFPN28	LQFP32	UFQFPN32 ⁽¹⁾	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	9	9	9	9	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3
7	7	10	10	10	10	PA4	I/O	ТТа	-	SPI1_NSS, LPTIM1_IN1, LPTIM1_ETR, I2C1_SCL, USART2_CK, TIM2_ETR, LPUART1_TX, COMP2_OUT	COMP1_INM, COMP2_INM, ADC_IN4
-	8	11	11	11	11	PA5	I/O	ТТа	-	SPI1_SCK, LPTIM1_IN2, TIM2_ETR, TIM2_CH1	COMP1_INM, COMP2_INM, ADC_IN5
-	9	12	12	12	12	PA6	I/O	FT	-	SPI1_MISO, LPTIM1_ETR, LPUART1_CTS, EVENTOUT, COMP1_OUT	ADC_IN6
8	10	13	13	13	13	PA7	I/O	FT	-	SPI1_MOSI, LPTIM1_OUT, USART2_CTS, TIM21_ETR, EVENTOUT, COMP2_OUT	COMP2_INP, ADC_IN7
-	-	-	14	14	14	PB0	I/O	FT	-	EVENTOUT, SPI1_MISO, TIM2_CH2, USART2_RTS, TIM2_CH3	ADC_IN8, VREF_OUT
-	11	14	15	15	15	PB1	I/O	FT	-	USART2_CK, SPI1_MOSI, LPTIM1_IN1, LPUART1_RTS, TIM2_CH4	ADC_IN9, VREF_OUT
-	-	-	-	-	16	PB2	I/O	FT	-	LPTIM1_OUT	-

Pin descriptions STM32L021x4

Table 12. Pin definitions (continued)

	F	Pin nı	ımbe	r						Pin functions			
TSSOP14	UFQFPN20	TSSOP20	UFQFPN28	LQFP32	UFQFPN32 ⁽¹⁾	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
-	-	-	-	32	-	VSS	S		(4)	-	-		
-	-	-	-	1	1	VDD	S	-	(5)	-	-		

- 1. VSS pins are connected to the exposed pad (see Figure 35: UFQFPN32, 5 x 5 mm, 32-pin package outline).
- 2. Device reset input/internal reset output (active low).
- 3. Analog power supply.
- 4. On TSSOP14 package, $\rm V_{\rm DDA}$ is internally connected to $\rm V_{\rm DD}.$
- 5. Digital and analog ground.
- 6. Digital power supply.

Electrical characteristics STM32L021x4

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





Electrical characteristics STM32L021x4

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 19.

Table 34. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is ON or PLL is used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	CK_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	CK_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	V
$t_{w(HSE)} \ t_{w(HSE)}$	CK_IN high or low time		12	ı	-	ns
t _{r(HSE)}	CK_IN rise or fall time	_	-	-	20	113
C _{in(HSE)}	CK_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45		55	%
ΙL	CK_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	ı	±1	μΑ

^{1.} Guaranteed by design, not tested in production.




Figure 19. High-speed external clock source AC timing diagram

Electrical characteristics STM32L021x4

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min⁽²⁾ Conditions⁽²⁾ **Symbol** Unit **Parameter** Тур Max f_{LSE} LSE oscillator frequency 32.768 kHz LSEDRV[1:0]=00 0.5 lower driving capability LSEDRV[1:0]= 01 0.75 medium low driving capability Maximum critical crystal G_{m} μA/V transconductance LSEDRV[1:0] = 101.7 medium high driving capability LSEDRV[1:0]=11 2.7 higher driving capability $t_{SU(LSE)}^{(3)}$ V_{DD} is stabilized Startup time 2 s

Table 36. LSE oscillator characteristics⁽¹⁾

- 1. Guaranteed by design, not tested in production.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. Guaranteed by characterization results, not tested in production. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high-driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website http://www.st.com.




Figure 21. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.


66/111 DocID027982 Rev 4

Electrical characteristics STM32L021x4

NSS input tsu(NSS) 🕌 tc(SCK) th(NSS) CPHA=1 CPOL=0 tw(SCKH) CPHA=1 CPOL=1 tw(SCKL) tr(SCK) th(SO) tv(SO) tdis(SO) ta(SO) tf(SCK) MISO MSB OUT **BIT6 OUT** LSB OUT OUTPUT th(SI) tsu(SI) MOSI MSB IN LSB IN BIT 1 IN **INPUT** ai14135b

Figure 30. SPI timing diagram - slave mode and CPHA = $1^{(1)}$

1. Measurement points are done at CMOS levels: $\rm 0.3V_{DD}$ and $\rm 0.7V_{DD.}$



1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

LQFP32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.




Figure 34. Example of LQFP32 marking (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Package information STM32L021x4

7.2 UFQFPN32 package information

D1

A1

A2

SEATING
PLANE

PIN 1 Identifier

A088_ME_V2

Figure 35. UFQFPN32, 5 x 5 mm, 32-pin package outline

1. Drawing is not to scale.

Table 68. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

Symphol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D2	3.200	3.450	3.700	0.1260	0.1358	0.1457
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008
E2	3.200	3.450	3.700	0.1260	0.1358	0.1457
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031


1. Values in inches are converted from mm and rounded to 4 decimal digits.

96/111 DocID027982 Rev 4

STM32L021x4 Package information

7.5 TSSOP20 package information

Figure 43.TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 71. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data

Symbol		millimeters		inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	-	-	1.200	-	-	0.0472	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413	
b	0.190	-	0.300	0.0075	-	0.0118	
С	0.090	-	0.200	0.0035	-	0.0079	
D	6.400	6.500	6.600	0.2520	0.2559	0.2598	
E	6.200	6.400	6.600	0.2441	0.2520	0.2598	
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772	
е	-	0.650	-	-	0.0256	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	

Package information STM32L021x4

TSSOP14 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Product identification Date code Revision code

Y WW R

MSv40827V1

Figure 46. Example of TSSOP14 marking (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

7.7 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

DocID027982 Rev 4

STM32L021x4 Revision history

9 Revision history

Table 75. Document revision history

Date	Revision	Changes
07-Dec-2015	1	Initial release.
11-Feb-2016	2	Features: modified current consumption in run mode, Cortex®-M0+ core frequency range and total number of timers. Updated ADC conversion consumption on cover page. Updated ADC conversion consumption on cover page. Updated UFQFPN28 pinout: Figure 5: STM32L021x4 UFQFPN28 pinout and Table 12: Pin definitions. Updated Table 54: RAIN max for fADC = 16 MHz. Modified TS_CAL2 description in Table 56: Temperature sensor calibration values. Added Section: UFQFPN20 device marking, Section: TSSOP14 device marking and Section: UFQFPN28 device marking.
17-Mar-2016	3	Changed minimum comparator supply voltage to 1.65 V on cover page. Added baudrate allowing to wake up the MCU from Stop mode in Section 3.16.3: Low-power universal asynchronous receiver transmitter (LPUART). Added number of fast and standard channels in Section 3.10: Analog-to-digital converter (ADC). Updated Table 15: Current characteristics to add the total output current for STM32L021GxUx. Changed V _{DDA} minimum value to 1.65 V in Table 17: General operating conditions. Updated Table 25: Current consumption in Sleep mode, Table 26: Current consumption in Low-power Run mode, Table 27: Current consumption in Low-power Sleep mode and Table 29: Typical and maximum current consumptions in Standby mode. Section 6.3.15: 12-bit ADC characteristics: — Table 53: ADC characteristics: Distinction made between V _{DDA} for fast and standard channels; added note 1. Updated condition for f _{TRIG} measurement. Added note 4. related to R _{ADC} and removed measurement condition. Updated t _S and t _{CONV} . — Updated equation 1 description. — Updated Table 54: RAIN max for fADC = 16 MHz for f _{ADC} = 16 MHz and distinction made between fast and standard channels. — Updated measurement condition in Table 55: ADC accuracy. Added Table 63: USART/LPUART characteristics.