E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	60
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 20x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-FQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk21dx128avlk5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK21 and MK21.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K21
A	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	 N = Program flash only X = Program flash and FlexMemory

Table continues on the next page...



reminology and guidelines

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
1 ···	Digital I/O weak pullup/ pulldown current	10	130	μA

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.




3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.5 Result of exceeding a rating



3.6 Relationship between ratings and operating requirements





3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ


3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I _{ICIO}	I/O pin DC injection current — single pin				1
	 V_{IN} < V_{SS}-0.3V (Negative current injection) 			mA	
	 V_{IN} > V_{DD}+0.3V (Positive current injection) 	-3			
		—	+3		

Table continues on the next page ...



General

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.			μs	1
	• 1.71 V/(V _{DD} slew rate) $\leq 300 \mu s$	—	300		
	 1.71 V/(V_{DD} slew rate) > 300 μs 	—	1.7 V / (V _{DD} slew rate)		
	VLLS0 → RUN	—	135	μs	
	• VLLS1 → RUN	_	135	μs	
	• VLLS2 → RUN	_	85	μs	
	• VLLS3 → RUN	_	85	μs	
	• LLS → RUN	—	6	μs	
	• VLPS → RUN		5.2	μs	
	• STOP \rightarrow RUN	_	5.2	μs	

1. Normal boot (FTFL_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	—	—	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8 V	_	12.98	14	mA	
	• @ 3.0 V	_	12.93	13.8	mA	

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V • @ -40 to 25°C	—	1.03	1.8	μA	
	• @ 50°C		1.92	7.5		
	• @ 70°C • @ 105°C		4.03	15.9		
			17.43	28.7		
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled	_	0.543	1.1	μA	
	• @ –40 to 25°C		1.36	7.58		
	• @ 50°C • @ 70°C		3.39	14.3		
	• @ 105°C		16.52	24.1		
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled	—	0.359	0.95	μA	
	 @ -40 to 25°C 		1.03	6.8		
	• @ 50°C • @ 70°C		2.87	15.4		
	• @ 105°C		15.20	25.3		
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers at 3.0 V	_	0.91	1.1	μA	9
	• @ –40 to 25°C		1.1	1.35		
	• @ 50°C • @ 70°C		1.5	1.85		
	• @ 105°C		4.3	5.7		

 Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 4. Max values are measured with CPU executing DSP instructions
- 5. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz flash clock. MCG configured for FEI mode.
- 6. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32 kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



General




Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors 1

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	19	dBµV	2, 3
V _{RE2}	Radiated emissions voltage, band 2	50–150	21	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	19	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	11	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	L	—	3, 4

1. This data was collected on a MK20DN128VLH5 64pin LQFP device.

2. Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.



- 3. $V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ °C}, f_{OSC} = 12 \text{ MHz} \text{ (crystal)}, f_{SYS} = 48 \text{ MHz}, f_{BUS} = 48 \text{ MHz}$
- 4. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	—	7	pF
C _{IN_D}	Input capacitance: digital pins	—	7	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9			
f _{SYS}	System and core clock	—	50	MHz	
	System and core clock when Full Speed USB in operation	20	_	MHz	
f _{BUS}	Bus clock	—	50	MHz	
f _{FLASH}	Flash clock	—	25	MHz	
f _{LPTMR}	LPTMR clock	—	25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	—	4	MHz	
f _{FLASH}	Flash clock	—	1	MHz	
f _{ERCLK}	External reference clock	—	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	25	MHz	

Table continues on the next page...



Symbol	Description	Min.	Max.	Unit	Notes
f _{LPTMR_ERCLK}	LPTMR external reference clock	—	16	MHz	
f _{I2S_MCLK}	I2S master clock	—	12.5	MHz	
f _{I2S_BCLK}	I2S bit clock		4	MHz	

Table 9. Device clock specifications (continued)

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	-	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	-	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	-	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	13	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	7	ns	
	Slew enabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	12	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	6	ns	
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	24	ns	

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.

rempheral operating requirements and behaviors

6.3.1 MCG specifications Table 14. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}		frequency (slow clock) — nominal VDD and 25 °C	-	32.768	—	kHz	
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25	_	39.0625	kHz	
$\Delta_{fdco_res_t}$		ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
$\Delta f_{dco_res_t}$		ned average DCO output voltage and temperature — y	_	± 0.2	± 0.5	%f _{dco}	1
Δf_{dco_t}		rimmed average DCO output tage and temperature	_	+0.5/-0.7	± 2	%f _{dco}	1, 2
Δf_{dco_t}		rimmed average DCO output ed voltage and temperature	_	± 0.3	±1	%f _{dco}	1, 2
f _{intf_ft}		frequency (fast clock) — nominal VDD and 25°C	_	4	—	MHz	
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user Il VDD and 25 °C	3	_	5	MHz	
f _{loc_low}	Loss of external cl RANGE = 00	oss of external clock minimum frequency — ANGE = 00		_	—	kHz	
f _{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f _{ints_t}	_	—	kHz	
		F	LL				
f _{fll_ref}	FLL reference freq	uency range	31.25	—	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS=00) 640 × f _{fll_ref}	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) 1280 × f _{fll_ref}	40	41.94	50	MHz	-
		Mid-high range (DRS=10) 1920 × f _{fll ref}	60	62.91	75	MHz	-
		High range (DRS=11) 2560 × f _{fll ref}	80	83.89	100	MHz	-
dco_t_DMX32	DCO output frequency	Low range (DRS=00) 732 × f _{fll ref}	-	23.99	_	MHz	5, 6
		Mid range (DRS=01) 1464 × f _{fll_ref}	-	47.97	—	MHz	-
		Mid-high range (DRS=10) 2197 × f _{fll_ref}	-	71.99	—	MHz	
		High range (DRS=11) 2929 × f _{fll_ref}	-	95.98	—	MHz	

Table continues on the next page ...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J _{cyc_fll}	FLL period jitter		180	_	ps	
	 f_{DCO} = 48 MHz f_{DCO} = 98 MHz 	_	150	_		
t _{fll_acquire}	FLL target frequency acquisition time	—	—	1	ms	7
	P	LL				
f _{vco}	VCO operating frequency	48.0	_	100	MHz	
I _{pll}	PLL operating current • PLL @ 96 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 48)	_	1060	-	μΑ	8
I _{pli}	PLL operating current • PLL @ 48 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 24)	_	600	-	μΑ	8
f _{pll_ref}	PLL reference frequency range	2.0	—	4.0	MHz	
J _{cyc_pll}	PLL period jitter (RMS)					9
	• f _{vco} = 48 MHz	_	120	_	ps	
	• f _{vco} = 100 MHz	_	50	_	ps	
J _{acc_pll}	PLL accumulated jitter over 1µs (RMS)					9
	• f _{vco} = 48 MHz	_	1350	_	ps	
	• f _{vco} = 100 MHz	_	600	_	ps	
D _{lock}	Lock entry frequency tolerance	± 1.49	-	± 2.98	%	
D _{unl}	Lock exit frequency tolerance	± 4.47	-	± 5.97	%	
t _{pll_lock}	Lock detector detection time	—	—	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	10

Table 14. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.3.2 Oscillator electrical specifications



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	_	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	_	25	—	μA	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	—	mA	
C _x	EXTAL load capacitance	_		_		2, 3
Cy	XTAL load capacitance		—	—		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	-
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—		—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	-
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	—	_	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	_	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	

6.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)		V _{DD}	_	V	

Table 15. Oscillator DC electrical specifications (continued)

- 1. V_{DD} =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x and C_y can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

6.3.2.2 Oscillator frequency specifications Table 16. Oscillator frequency speci

Гаb	le	16.	Oscillato	r frequency	specifications
-----	----	-----	-----------	-------------	----------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750		ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for FLL or PLL.
- 2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that—it remains within the limits of DCO input clock frequency when divided by FRDIV.
- 3. Proper PC board layout procedures must be followed to achieve specifications.



6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	—	13	113	ms	1
t _{hversblk256k}	Erase Block high-voltage time for 256 KB		104	904	ms	1

Table 19. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands Table 20. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk64k}	64 KB data flash	_	_	0.9	ms	
t _{rd1blk256k}	256 KB program flash	-	_	1.7	ms	
t _{rd1sec2k}	Read 1s Section execution time (flash sector)	_	—	60	μs	1
t _{pgmchk}	Program Check execution time	_	—	45	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t _{ersblk64k}	64 KB data flash	_	58	580	ms	
t _{ersblk256k}	256 KB program flash	-	122	985	ms	
t _{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
	Program Section execution time					
t _{pgmsec512}	• 512 bytes flash	_	2.4	_	ms	
t _{pgmsec1k}	• 1 KB flash	_	4.7	_	ms	
t _{pgmsec2k}	• 2 KB flash	-	9.3	_	ms	
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	—	25	μs	1
t _{pgmonce}	Program Once execution time	-	65	—	μs	
t _{ersall}	Erase All Blocks execution time	_	250	2000	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	- 1	—	30	μs	1

Table continues on the next page ...



rempheral operating requirements and behaviors




Figure 13. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

6.7 Timers

See General switching specifications.

6.8 Communication interfaces

6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



6.8.2 USB DCD electrical specifications

Table 27. USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DP_SRC}	USB_DP source voltage (up to 250 µA)	0.5	—	0.7	V
V _{LGC}	Threshold voltage for logic high	0.8	—	2.0	V
I _{DP_SRC}	USB_DP source current	7	10	13	μA
I _{DM_SINK}	USB_DM sink current	50	100	150	μA
R _{DM_DWN}	D- pulldown resistance for data pin contact detect	14.25	—	24.8	kΩ
V _{DAT_REF}	Data detect voltage	0.25	0.33	0.4	V

6.8.3 VREG electrical specifications

Table 28. VREG electrical specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	125	186	μA	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μA	
I _{DDoff}	Quiescent current — Shutdown mode VREGIN = 5.0 V and temperature=25 °C Across operating voltage and temperature 	_	650 —	4	nA μA	
I _{LOADstby}	Maximum load current — Standby mode	_		1	mA	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode Standby mode	3	3.3	3.6	v	
	Standby mode	2.1	2.8	3.6	V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	
I _{LIM}	Short circuit current		315		mA	

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to ILoad.



rempheral operating requirements and behaviors

Num	Description	Min.	Max.	Unit	Notes
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{BUS} x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

 Table 31.
 Master mode DSPI timing (full voltage range) (continued)

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 16. DSPI classic SPI timing — master mode

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation		— 6.25 MHz	
DS9	DSPI_SCK input cycle time	8 x t _{BUS}		ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid		20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0		ns
DS13	DSPI_SIN to DSPI_SCK input setup	2		ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven		19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns



9 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes	
1	6/2012	Alpha customer release.	
1.1	6/2012	In Table 6, "Power consumption operating behaviors", changed the units of I_{DD_VLLS2} , I_{DD_VLLS1} , I_{DD_VLLS0} , and I_{DD_VBAT} from nA to μ A.	
2	7/2012	 Updated section "Power consumption operating behaviors". Updated section "Flash timing specifications — program and erase". Updated section "Flash timing specifications — commands". Removed the 32K ratio from "Write endurance" in section "Reliability specifications". Updated IDDstby maximum value in section "VREG electrical specifications". Added the charts in section "Diagram: Typical IDD_RUN operating behavior". 	
3	8/2012	 Updated section "Power consumption operating behaviors". Updated section "EMC radiated emissions operating behaviors". Updated section "MCG specifications". Added applicable notes in section "Signal Multiplexing and Pin Assignments". 	
4	12/2012	 Updated section "Power consumption operating behaviors" Updated section "MCG specifications" Updated section "16-bit ADC operating conditions" 	
4.1	08/2013	 Added section "Small package marking" To section "MCG Specifications", added row for "Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C" 	

Table 37. Revision History





How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are the registered trademarks of ARM Limited. © 2012-2013 Freescale Semiconductor, Inc.

Document Number: K21P80M50SF4 Rev. 4.1 08/2013

