



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                             |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M4                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                          |
| Speed                      | 50MHz                                                                                                                                       |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB, USB OTG                                                                                       |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                   |
| Number of I/O              | 60                                                                                                                                          |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                       |
| EEPROM Size                | 4K x 8                                                                                                                                      |
| RAM Size                   | 32K x 8                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                |
| Data Converters            | A/D 20x16b                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                               |
| Package / Case             | 80-LQFP                                                                                                                                     |
| Supplier Device Package    | 80-FQFP (12x12)                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mk21dx128vlk5">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mk21dx128vlk5</a> |

# Table of Contents

|                                                                  |    |                                                                                             |    |
|------------------------------------------------------------------|----|---------------------------------------------------------------------------------------------|----|
| 1 Ordering parts.....                                            | 3  | 5.4.1 Thermal operating requirements.....                                                   | 21 |
| 1.1 Determining valid orderable parts.....                       | 3  | 5.4.2 Thermal attributes.....                                                               | 21 |
| 2 Part identification.....                                       | 3  | 6 Peripheral operating requirements and behaviors.....                                      | 22 |
| 2.1 Description.....                                             | 3  | 6.1 Core modules.....                                                                       | 22 |
| 2.2 Format.....                                                  | 3  | 6.1.1 JTAG electricals.....                                                                 | 22 |
| 2.3 Fields.....                                                  | 3  | 6.2 System modules.....                                                                     | 25 |
| 2.4 Example.....                                                 | 4  | 6.3 Clock modules.....                                                                      | 25 |
| 2.5 Small package marking.....                                   | 4  | 6.3.1 MCG specifications.....                                                               | 25 |
| 3 Terminology and guidelines.....                                | 5  | 6.3.2 Oscillator electrical specifications.....                                             | 27 |
| 3.1 Definition: Operating requirement.....                       | 5  | 6.3.3 32 kHz oscillator electrical characteristics.....                                     | 30 |
| 3.2 Definition: Operating behavior.....                          | 5  | 6.4 Memories and memory interfaces.....                                                     | 30 |
| 3.3 Definition: Attribute.....                                   | 6  | 6.4.1 Flash electrical specifications.....                                                  | 30 |
| 3.4 Definition: Rating.....                                      | 6  | 6.4.2 EzPort switching specifications.....                                                  | 33 |
| 3.5 Result of exceeding a rating.....                            | 7  | 6.5 Security and integrity modules.....                                                     | 34 |
| 3.6 Relationship between ratings and operating requirements..... | 7  | 6.5.1 DryIce Tamper Electrical Specifications.....                                          | 34 |
| 3.7 Guidelines for ratings and operating requirements.....       | 8  | 6.6 Analog.....                                                                             | 35 |
| 3.8 Definition: Typical value.....                               | 8  | 6.6.1 ADC electrical specifications.....                                                    | 35 |
| 3.9 Typical value conditions.....                                | 9  | 6.6.2 CMP and 6-bit DAC electrical specifications.....                                      | 39 |
| 4 Ratings.....                                                   | 9  | 6.7 Timers.....                                                                             | 42 |
| 4.1 Thermal handling ratings.....                                | 9  | 6.8 Communication interfaces.....                                                           | 42 |
| 4.2 Moisture handling ratings.....                               | 10 | 6.8.1 USB electrical specifications.....                                                    | 42 |
| 4.3 ESD handling ratings.....                                    | 10 | 6.8.2 USB DCD electrical specifications.....                                                | 42 |
| 4.4 Voltage and current operating ratings.....                   | 10 | 6.8.3 VREG electrical specifications.....                                                   | 43 |
| 5 General.....                                                   | 10 | 6.8.4 DSPI switching specifications (limited voltage range).....                            | 43 |
| 5.1 AC electrical characteristics.....                           | 11 | 6.8.5 DSPI switching specifications (full voltage range).....                               | 45 |
| 5.2 Nonswitching electrical specifications.....                  | 11 | 6.8.6 I2C switching specifications.....                                                     | 47 |
| 5.2.1 Voltage and current operating requirements.....            | 11 | 6.8.7 UART switching specifications.....                                                    | 47 |
| 5.2.2 LVD and POR operating requirements.....                    | 12 | 6.8.8 Normal Run, Wait and Stop mode performance over the full operating voltage range..... | 47 |
| 5.2.3 Voltage and current operating behaviors.....               | 13 | 6.8.9 VLPR, VLPW, and VLPS mode performance over the full operating voltage range.....      | 49 |
| 5.2.4 Power mode transition operating behaviors.....             | 13 | 7 Dimensions.....                                                                           | 51 |
| 5.2.5 Power consumption operating behaviors.....                 | 14 | 7.1 Obtaining package dimensions.....                                                       | 51 |
| 5.2.6 EMC radiated emissions operating behaviors.....            | 18 | 8 Pinout.....                                                                               | 51 |
| 5.2.7 Designing with radiated emissions in mind.....             | 19 | 8.1 K21 Signal Multiplexing and Pin Assignments.....                                        | 51 |
| 5.2.8 Capacitance attributes.....                                | 19 | 8.2 K21 Pinouts.....                                                                        | 54 |
| 5.3 Switching specifications.....                                | 19 | 9 Revision History.....                                                                     | 56 |
| 5.3.1 Device clock specifications.....                           | 19 |                                                                                             |    |
| 5.3.2 General switching specifications.....                      | 20 |                                                                                             |    |
| 5.4 Thermal specifications.....                                  | 21 |                                                                                             |    |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PK21 and MK21 .

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description          | Values                                                                                                                   |
|-------|----------------------|--------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul> |
| K##   | Kinetis family       | <ul style="list-style-type: none"> <li>K21</li> </ul>                                                                    |
| A     | Key attribute        | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>             |
| M     | Flash memory type    | <ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>       |

Table continues on the next page...

| Field | Description                | Values                                                                                                                   |
|-------|----------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status       | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul> |
| ##    | Kinetis family             | <ul style="list-style-type: none"> <li>1# = K11/K12</li> <li>2# = K21/K22</li> </ul>                                     |
| C     | Speed                      | <ul style="list-style-type: none"> <li>G = 50 MHz</li> </ul>                                                             |
| F     | Flash memory configuration | <ul style="list-style-type: none"> <li>G = 128 KB + Flex</li> <li>H = 256 KB + Flex</li> <li>9 = 512 KB</li> </ul>       |
| T     | Temperature range (°C)     | <ul style="list-style-type: none"> <li>V = -40 to 105</li> </ul>                                                         |
| PP    | Package identifier         | <ul style="list-style-type: none"> <li>MC = 121 MAPBGA</li> </ul>                                                        |

This table lists some examples of small package marking along with the original part numbers:

| Original part number | Alternate part number |
|----------------------|-----------------------|
| MK21DX128VMC5        | M21GGVMC              |
| MK21DX256VMC5        | M21GHVMC              |
| MK21DN512VMC5        | M21G9VMC              |

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement:


| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

### 3.4.1 Example


This is an example of an operating rating:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

### 3.5 Result of exceeding a rating



### 3.6 Relationship between ratings and operating requirements



**Table 1. Voltage and current operating requirements (continued)**

| Symbol       | Description                                                                                                                                                                                                                                                                   | Min.            | Max.     | Unit | Notes |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|----------|------|-------|
| $I_{Ccont}$  | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> <li>Positive current injection</li> </ul> | -25<br>—        | —<br>+25 | mA   |       |
| $V_{RAM}$    | $V_{DD}$ voltage required to retain RAM                                                                                                                                                                                                                                       | 1.2             | —        | V    |       |
| $V_{RFVBAT}$ | $V_{BAT}$ voltage required to retain the VBAT register file                                                                                                                                                                                                                   | $V_{POR\_VBAT}$ | —        | V    |       |

- All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{AIO\_MIN}$  or greater than  $V_{AIO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/|I_{ICAIO}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/|I_{ICAIO}|$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.

## 5.2.2 LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply LVD and POR operating requirements**

| Symbol      | Description                                                                                                             | Min. | Typ. | Max. | Unit    | Notes |
|-------------|-------------------------------------------------------------------------------------------------------------------------|------|------|------|---------|-------|
| $V_{POR}$   | Falling VDD POR detect voltage                                                                                          | 0.8  | 1.1  | 1.5  | V       |       |
| $V_{LVDH}$  | Falling low-voltage detect threshold — high range (LVDV=01)                                                             | 2.48 | 2.56 | 2.64 | V       |       |
| $V_{LVW1H}$ | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul> | 2.62 | 2.70 | 2.78 | V       | 1     |
| $V_{LVW2H}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>                                             | 2.72 | 2.80 | 2.88 | V       |       |
| $V_{LVW3H}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>                                             | 2.82 | 2.90 | 2.98 | V       |       |
| $V_{LVW4H}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>                                             | 2.92 | 3.00 | 3.08 | V       |       |
| $V_{HYSH}$  | Low-voltage inhibit reset/recover hysteresis — high range                                                               | —    | 80   | —    | mV      |       |
| $V_{LVDL}$  | Falling low-voltage detect threshold — low range (LVDV=00)                                                              | 1.54 | 1.60 | 1.66 | V       |       |
| $V_{LVW1L}$ | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>  | 1.74 | 1.80 | 1.86 | V       | 1     |
| $V_{LVW2L}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>                                             | 1.84 | 1.90 | 1.96 | V       |       |
| $V_{LVW3L}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>                                             | 1.94 | 2.00 | 2.06 | V       |       |
| $V_{LVW4L}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>                                             | 2.04 | 2.10 | 2.16 | V       |       |
| $V_{HYSL}$  | Low-voltage inhibit reset/recover hysteresis — low range                                                                | —    | 60   | —    | mV      |       |
| $V_{BG}$    | Bandgap voltage reference                                                                                               | 0.97 | 1.00 | 1.03 | V       |       |
| $t_{LPO}$   | Internal low power oscillator period — factory trimmed                                                                  | 900  | 1000 | 1100 | $\mu s$ |       |

**Table 9. Device clock specifications (continued)**

| Symbol                   | Description                    | Min. | Max. | Unit | Notes |
|--------------------------|--------------------------------|------|------|------|-------|
| f <sub>LPTMR_ERCLK</sub> | LPTMR external reference clock | —    | 16   | MHz  |       |
| f <sub>I2S_MCLK</sub>    | I2S master clock               | —    | 12.5 | MHz  |       |
| f <sub>I2S_BCLK</sub>    | I2S bit clock                  | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

**Table 10. General switching specifications**

| Symbol | Description                                                                                                                                                                                                                                                                                                                                                                                                                           | Min.             | Max.                | Unit                 | Notes |
|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------------------|----------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                                                                                                                                                                                                                                                                                                                                                    | 1.5              | —                   | Bus clock cycles     | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                            | 100              | —                   | ns                   | 3     |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                           | 50               | —                   | ns                   | 3     |
|        | External reset pulse width (digital glitch filter disabled)                                                                                                                                                                                                                                                                                                                                                                           | 100              | —                   | ns                   | 3     |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>• Slew disabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —<br>—<br>—<br>— | 13<br>7<br>36<br>24 | ns<br>ns<br>ns<br>ns | 4     |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>• Slew disabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>  | —<br>—<br>—<br>— | 12<br>6<br>36<br>24 | ns<br>ns<br>ns<br>ns | 5     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater synchronous and asynchronous timing must be met.

3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. 75 pF load
5. 15 pF load

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol | Description              | Min. | Max. | Unit |
|--------|--------------------------|------|------|------|
| $T_J$  | Die junction temperature | −40  | 125  | °C   |
| $T_A$  | Ambient temperature      | −40  | 105  | °C   |

### 5.4.2 Thermal attributes

| Board type        | Symbol           | Description                                                      | 80 LQFP | Unit | Notes |
|-------------------|------------------|------------------------------------------------------------------|---------|------|-------|
| Single-layer (1s) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)     | 50      | °C/W | 1, 2  |
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)     | 35      | °C/W | 1, 3  |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 39      | °C/W | 1,3   |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 29      | °C/W | 1,3   |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                            | 19      | °C/W | 4     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                             | 8       | °C/W | 5     |

Table continues on the next page...



## Peripheral operating requirements and behaviors

| Board type | Symbol      | Description                                                                                     | 80 LQFP | Unit | Notes |
|------------|-------------|-------------------------------------------------------------------------------------------------|---------|------|-------|
| —          | $\Psi_{JT}$ | Thermal characterization parameter, junction to package top outside center (natural convection) | 2       | °C/W | 6     |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.
3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 JTAG electricals

Table 12. JTAG limited voltage range electricals

| Symbol | Description                                                                                                                                          | Min.           | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|----------------|----------------|
|        | Operating voltage                                                                                                                                    | 2.7            | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0<br>0<br>0    | 10<br>25<br>50 | MHz            |
| J2     | TCLK cycle period                                                                                                                                    | 1/J1           | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50<br>20<br>10 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                             | —              | 3              | ns             |

Table continues on the next page...

**Table 12. JTAG limited voltage range electricals (continued)**

| Symbol | Description                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------|------|------|------|
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid                         | —    | 17   | ns   |
| J12    | TCLK low to TDO high-Z                             | —    | 17   | ns   |
| J13    | TRST assert time                                   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |

**Table 13. JTAG full voltage range electricals**

| Symbol | Description                                                                                                                                    | Min.             | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------|----------------|----------------|
|        | Operating voltage                                                                                                                              | 1.71             | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul> | 0<br>0<br>0      | 10<br>20<br>40 | MHz            |
| J2     | TCLK cycle period                                                                                                                              | 1/J1             | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul>      | 50<br>25<br>12.5 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                       | —                | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise                                                                                               | 20               | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise                                                                                             | 0                | —              | ns             |
| J7     | TCLK low to boundary scan output data valid                                                                                                    | —                | 25             | ns             |
| J8     | TCLK low to boundary scan output high-Z                                                                                                        | —                | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise                                                                                                    | 8                | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise                                                                                                  | 1.4              | —              | ns             |
| J11    | TCLK low to TDO data valid                                                                                                                     | —                | 22.1           | ns             |
| J12    | TCLK low to TDO high-Z                                                                                                                         | —                | 22.1           | ns             |
| J13    | TRST assert time                                                                                                                               | 100              | —              | ns             |
| J14    | TRST setup time (negation) to TCLK high                                                                                                        | 8                | —              | ns             |




Figure 4. Test clock input timing




Figure 5. Boundary scan (JTAG) timing

**Table 14. MCG specifications (continued)**

| Symbol             | Description                                                                                                                                                                                         | Min.       | Typ. | Max.                                        | Unit          | Notes |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------|---------------------------------------------|---------------|-------|
| $J_{cyc\_fll}$     | FLL period jitter <ul style="list-style-type: none"> <li><math>f_{DCO} = 48 \text{ MHz}</math></li> <li><math>f_{DCO} = 98 \text{ MHz}</math></li> </ul>                                            | —          | 180  | —                                           | ps            |       |
| $t_{fll\_acquire}$ | FLL target frequency acquisition time                                                                                                                                                               | —          | —    | 1                                           | ms            | 7     |
| PLL                |                                                                                                                                                                                                     |            |      |                                             |               |       |
| $f_{vco}$          | VCO operating frequency                                                                                                                                                                             | 48.0       | —    | 100                                         | MHz           |       |
| $I_{pll}$          | PLL operating current <ul style="list-style-type: none"> <li>PLL @ 96 MHz (<math>f_{osc\_hi\_1} = 8 \text{ MHz}</math>, <math>f_{pll\_ref} = 2 \text{ MHz}</math>, VDIV multiplier = 48)</li> </ul> | —          | 1060 | —                                           | $\mu\text{A}$ | 8     |
| $I_{pll}$          | PLL operating current <ul style="list-style-type: none"> <li>PLL @ 48 MHz (<math>f_{osc\_hi\_1} = 8 \text{ MHz}</math>, <math>f_{pll\_ref} = 2 \text{ MHz}</math>, VDIV multiplier = 24)</li> </ul> | —          | 600  | —                                           | $\mu\text{A}$ | 8     |
| $f_{pll\_ref}$     | PLL reference frequency range                                                                                                                                                                       | 2.0        | —    | 4.0                                         | MHz           |       |
| $J_{cyc\_pll}$     | PLL period jitter (RMS) <ul style="list-style-type: none"> <li><math>f_{vco} = 48 \text{ MHz}</math></li> <li><math>f_{vco} = 100 \text{ MHz}</math></li> </ul>                                     | —          | 120  | —                                           | ps            | 9     |
| $J_{acc\_pll}$     | PLL accumulated jitter over 1 $\mu\text{s}$ (RMS) <ul style="list-style-type: none"> <li><math>f_{vco} = 48 \text{ MHz}</math></li> <li><math>f_{vco} = 100 \text{ MHz}</math></li> </ul>           | —          | 1350 | —                                           | ps            | 9     |
| $D_{lock}$         | Lock entry frequency tolerance                                                                                                                                                                      | $\pm 1.49$ | —    | $\pm 2.98$                                  | %             |       |
| $D_{unl}$          | Lock exit frequency tolerance                                                                                                                                                                       | $\pm 4.47$ | —    | $\pm 5.97$                                  | %             |       |
| $t_{pll\_lock}$    | Lock detector detection time                                                                                                                                                                        | —          | —    | $150 \times 10^{-6} + 1075(1/f_{pll\_ref})$ | s             | 10    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

### 6.3.2.1 Oscillator DC electrical specifications

**Table 15. Oscillator DC electrical specifications**

| Symbol      | Description                                                | Min. | Typ. | Max. | Unit       | Notes |
|-------------|------------------------------------------------------------|------|------|------|------------|-------|
| $V_{DD}$    | Supply voltage                                             | 1.71 | —    | 3.6  | V          |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |            | 1     |
|             | • 32 kHz                                                   | —    | 500  | —    | nA         |       |
|             | • 4 MHz                                                    | —    | 200  | —    | $\mu$ A    |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 300  | —    | $\mu$ A    |       |
|             | • 16 MHz                                                   | —    | 950  | —    | $\mu$ A    |       |
|             | • 24 MHz                                                   | —    | 1.2  | —    | mA         |       |
|             | • 32 MHz                                                   | —    | 1.5  | —    | mA         |       |
| $I_{DDOSC}$ | Supply current — high-gain mode (HGO=1)                    |      |      |      |            | 1     |
|             | • 32 kHz                                                   | —    | 25   | —    | $\mu$ A    |       |
|             | • 4 MHz                                                    | —    | 400  | —    | $\mu$ A    |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 500  | —    | $\mu$ A    |       |
|             | • 16 MHz                                                   | —    | 2.5  | —    | mA         |       |
|             | • 24 MHz                                                   | —    | 3    | —    | mA         |       |
|             | • 32 MHz                                                   | —    | 4    | —    | mA         |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |            | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |            | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | M $\Omega$ | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | M $\Omega$ |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | M $\Omega$ |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | M $\Omega$ |       |
| $R_S$       | Series resistor — low-frequency, low-power mode (HGO=0)    | —    | —    | —    | k $\Omega$ |       |
|             | Series resistor — low-frequency, high-gain mode (HGO=1)    | —    | 200  | —    | k $\Omega$ |       |
|             | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —    | —    | k $\Omega$ |       |
|             | Series resistor — high-frequency, high-gain mode (HGO=1)   | —    | 0    | —    | k $\Omega$ |       |

Table continues on the next page...

- Crystal startup time is defined as the time between oscillator being enabled and OSCINIT bit in the MCG\_S register being set.

## NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

### 6.3.3 32 kHz oscillator electrical characteristics

#### 6.3.3.1 32 kHz oscillator DC electrical specifications

Table 17. 32kHz oscillator DC electrical specifications

| Symbol                | Description                                   | Min. | Typ. | Max. | Unit       |
|-----------------------|-----------------------------------------------|------|------|------|------------|
| $V_{BAT}$             | Supply voltage                                | 1.71 | —    | 3.6  | V          |
| $R_F$                 | Internal feedback resistor                    | —    | 100  | —    | M $\Omega$ |
| $C_{para}$            | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF         |
| $V_{pp}$ <sup>1</sup> | Peak-to-peak amplitude of oscillation         | —    | 0.6  | —    | V          |

- When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

#### 6.3.3.2 32 kHz oscillator frequency specifications

Table 18. 32 kHz oscillator frequency specifications

| Symbol            | Description                               | Min. | Typ.   | Max.      | Unit | Notes |
|-------------------|-------------------------------------------|------|--------|-----------|------|-------|
| $f_{osc\_lo}$     | Oscillator crystal                        | —    | 32.768 | —         | kHz  |       |
| $t_{start}$       | Crystal start-up time                     | —    | 1000   | —         | ms   | 1     |
| $V_{ec\_extal32}$ | Externally provided input clock amplitude | 700  | —      | $V_{BAT}$ | mV   | 2, 3  |

- Proper PC board layout procedures must be followed to achieve specifications.
- This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 6.4 Memories and memory interfaces

### 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 19. NVM program/erase timing specifications**

| Symbol                           | Description                              | Min. | Typ. | Max. | Unit          | Notes |
|----------------------------------|------------------------------------------|------|------|------|---------------|-------|
| $t_{hvp\text{gm}4}$              | Longword Program high-voltage time       | —    | 7.5  | 18   | $\mu\text{s}$ |       |
| $t_{h\text{versscr}}$            | Sector Erase high-voltage time           | —    | 13   | 113  | ms            | 1     |
| $t_{h\text{versblk}256\text{k}}$ | Erase Block high-voltage time for 256 KB | —    | 104  | 904  | ms            | 1     |

1. Maximum time based on expectations at cycling end-of-life.

### 6.4.1.2 Flash timing specifications — commands

**Table 20. Flash command timing specifications**


| Symbol                         | Description                                            | Min. | Typ. | Max. | Unit          | Notes |
|--------------------------------|--------------------------------------------------------|------|------|------|---------------|-------|
| $t_{rd1\text{blk}64\text{k}}$  | Read 1s Block execution time<br>• 64 KB data flash     | —    | —    | 0.9  | ms            |       |
| $t_{rd1\text{blk}256\text{k}}$ | • 256 KB program flash                                 | —    | —    | 1.7  | ms            |       |
| $t_{rd1\text{sec}2\text{k}}$   | Read 1s Section execution time (flash sector)          | —    | —    | 60   | $\mu\text{s}$ | 1     |
| $t_{pgmchk}$                   | Program Check execution time                           | —    | —    | 45   | $\mu\text{s}$ | 1     |
| $t_{rd\text{rsrc}}$            | Read Resource execution time                           | —    | —    | 30   | $\mu\text{s}$ | 1     |
| $t_{pgm4}$                     | Program Longword execution time                        | —    | 65   | 145  | $\mu\text{s}$ |       |
| $t_{ers\text{blk}64\text{k}}$  | Erase Flash Block execution time<br>• 64 KB data flash | —    | 58   | 580  | ms            | 2     |
| $t_{ers\text{blk}256\text{k}}$ | • 256 KB program flash                                 | —    | 122  | 985  | ms            |       |
| $t_{ersscr}$                   | Erase Flash Sector execution time                      | —    | 14   | 114  | ms            | 2     |
| $t_{pgmsec512}$                | Program Section execution time<br>• 512 bytes flash    | —    | 2.4  | —    | ms            |       |
| $t_{pgmsec1\text{k}}$          | • 1 KB flash                                           | —    | 4.7  | —    | ms            |       |
| $t_{pgmsec2\text{k}}$          | • 2 KB flash                                           | —    | 9.3  | —    | ms            |       |
| $t_{rd1\text{all}}$            | Read 1s All Blocks execution time                      | —    | —    | 1.8  | ms            |       |
| $t_{rd\text{once}}$            | Read Once execution time                               | —    | —    | 25   | $\mu\text{s}$ | 1     |
| $t_{pgm\text{once}}$           | Program Once execution time                            | —    | 65   | —    | $\mu\text{s}$ |       |
| $t_{ers\text{all}}$            | Erase All Blocks execution time                        | —    | 250  | 2000 | ms            | 2     |
| $t_{\text{vfykey}}$            | Verify Backdoor Access Key execution time              | —    | —    | 30   | $\mu\text{s}$ | 1     |

Table continues on the next page...

## 6.4.2 EzPort switching specifications

**Table 23. EzPort switching specifications**

| Num  | Description                                              | Min.                   | Max.        | Unit |
|------|----------------------------------------------------------|------------------------|-------------|------|
|      | Operating voltage                                        | 1.71                   | 3.6         | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | $2 \times t_{EZP\_CK}$ | —           | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                      | —           | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                      | —           | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                      | —           | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                      | 12          | ns   |



**Figure 8. EzPort Timing Diagram**

## 6.5 Security and integrity modules



## 6.5.1 DryIce Tamper Electrical Specifications

Information about security-related modules is not included in this document and is available only after a nondisclosure agreement (NDA) has been signed. To request an NDA, please contact your local Freescale sales representative.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 24](#) and [Table 25](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 6.6.1.1 16-bit ADC operating conditions

**Table 24. 16-bit ADC operating conditions**

| Symbol           | Description                    | Conditions                                                                                           | Min.                     | Typ. <sup>1</sup> | Max.                             | Unit       | Notes             |
|------------------|--------------------------------|------------------------------------------------------------------------------------------------------|--------------------------|-------------------|----------------------------------|------------|-------------------|
| $V_{DDA}$        | Supply voltage                 | Absolute                                                                                             | 1.71                     | —                 | 3.6                              | V          |                   |
| $\Delta V_{DDA}$ | Supply voltage                 | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )                                                             | -100                     | 0                 | +100                             | mV         | <a href="#">2</a> |
| $\Delta V_{SSA}$ | Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )                                                             | -100                     | 0                 | +100                             | mV         | <a href="#">2</a> |
| $V_{REFH}$       | ADC reference voltage high     |                                                                                                      | 1.13                     | $V_{DDA}$         | $V_{DDA}$                        | V          |                   |
| $V_{REFL}$       | ADC reference voltage low      |                                                                                                      | $V_{SSA}$                | $V_{SSA}$         | $V_{SSA}$                        | V          |                   |
| $V_{ADIN}$       | Input voltage                  | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>  | $V_{REFL}$<br>$V_{REFL}$ | —<br>—            | 31/32 * $V_{REFH}$<br>$V_{REFH}$ | V          |                   |
| $C_{ADIN}$       | Input capacitance              | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-bit / 10-bit / 12-bit modes</li> </ul> | —<br>—                   | 8<br>4            | 10<br>5                          | pF         |                   |
| $R_{ADIN}$       | Input resistance               |                                                                                                      | —                        | 2                 | 5                                | k $\Omega$ |                   |
| $R_{AS}$         | Analog source resistance       | 13-bit / 12-bit modes<br>$f_{ADCK} < 4$ MHz                                                          | —                        | —                 | 5                                | k $\Omega$ | <a href="#">3</a> |
| $f_{ADCK}$       | ADC conversion clock frequency | $\leq$ 13-bit mode                                                                                   | 1.0                      | —                 | 18.0                             | MHz        | <a href="#">4</a> |
| $f_{ADCK}$       | ADC conversion clock frequency | 16-bit mode                                                                                          | 2.0                      | —                 | 12.0                             | MHz        | <a href="#">4</a> |

Table continues on the next page...

**Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description                 | Conditions <sup>1</sup>                         | Min.                   | Typ. <sup>2</sup> | Max. | Unit  | Notes                                                                                    |
|--------------|-----------------------------|-------------------------------------------------|------------------------|-------------------|------|-------|------------------------------------------------------------------------------------------|
| SFDR         | Spurious free dynamic range | 16-bit differential mode<br>• Avg = 32          | 82                     | 95                | —    | dB    | 7                                                                                        |
|              |                             | 16-bit single-ended mode<br>• Avg = 32          | 78                     | 90                | —    | dB    |                                                                                          |
| $E_{IL}$     | Input leakage error         |                                                 | $I_{IN} \times R_{AS}$ |                   |      | mV    | $I_{IN}$ = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope           | Across the full temperature range of the device | 1.55                   | 1.62              | 1.69 | mV/°C | 8                                                                                        |
| $V_{TEMP25}$ | Temp sensor voltage         | 25 °C                                           | 706                    | 716               | 726  | mV    | 8                                                                                        |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz


## 6.8.4 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 29. Master mode DSPI timing (limited voltage range)**

| Num | Description                         | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------|
|     | Operating voltage                   | 2.7                      | 3.6               | V    |       |
|     | Frequency of operation              | —                        | 25                | MHz  |       |
| DS1 | DSPI_SCK output cycle time          | $2 \times t_{BUS}$       | —                 | ns   |       |
| DS2 | DSPI_SCK output high/low time       | $(t_{SCK}/2) - 2$        | $(t_{SCK}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                        | 8.5               | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | -2                       | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 15                       | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                        | —                 | ns   |       |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 14. DSPI classic SPI timing — master mode**

**Table 30. Slave mode DSPI timing (limited voltage range)**

| Num | Description               | Min.               | Max. | Unit |
|-----|---------------------------|--------------------|------|------|
|     | Operating voltage         | 2.7                | 3.6  | V    |
|     | Frequency of operation    |                    | 12.5 | MHz  |
| DS9 | DSPI_SCK input cycle time | $4 \times t_{BUS}$ | —    | ns   |

Table continues on the next page...




Figure 20. I2S/SAI timing — master modes

Table 36. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic                                                 | Min. | Max. | Unit        |
|------|----------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                              | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 87   | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

| 80 LQFP | Default                | ALT0                   | ALT1               | ALT2      | ALT3                        | ALT4         | ALT5   | ALT6         | ALT7       | EzPort |
|---------|------------------------|------------------------|--------------------|-----------|-----------------------------|--------------|--------|--------------|------------|--------|
| 52      | DISABLED               |                        | PTB17              | SPI1_SIN  | UART0_TX                    |              |        | EWM_OUT_b    | FTM_CLKIN1 |        |
| 53      | DISABLED               |                        | PTB18              |           | FTM2_CH0                    | I2S0_TX_BCLK |        |              |            |        |
| 54      | DISABLED               |                        | PTB19              |           | FTM2_CH1                    | I2S0_TX_FS   |        |              |            |        |
| 55      | ADC0_SE14              | ADC0_SE14              | PTC0               | SPI0_PCS4 | PDB0_EXTRG                  |              |        | I2S0_TXD1    |            |        |
| 56      | ADC0_SE15              | ADC0_SE15              | PTC1/<br>LLWU_P6   | SPI0_PCS3 | UART1_RTS_b                 | FTM0_CH0     |        | I2S0_TXD0    |            |        |
| 57      | ADC0_SE4b/<br>CMP1_IN0 | ADC0_SE4b/<br>CMP1_IN0 | PTC2               | SPI0_PCS2 | UART1_CTS_b                 | FTM0_CH1     |        | I2S0_TX_FS   |            |        |
| 58      | CMP1_IN1               | CMP1_IN1               | PTC3/<br>LLWU_P7   | SPI0_PCS1 | UART1_RX                    | FTM0_CH2     | CLKOUT | I2S0_TX_BCLK |            |        |
| 59      | VSS                    | VSS                    |                    |           |                             |              |        |              |            |        |
| 60      | VDD                    | VDD                    |                    |           |                             |              |        |              |            |        |
| 61      | DISABLED               |                        | PTC4/<br>LLWU_P8   | SPI0_PCS0 | UART1_TX                    | FTM0_CH3     |        | CMP1_OUT     |            |        |
| 62      | DISABLED               |                        | PTC5/<br>LLWU_P9   | SPI0_SCK  | LPTMR0_ALT2                 | I2S0_RXD0    |        | CMP0_OUT     | FTM0_CH2   |        |
| 63      | CMP0_IN0               | CMP0_IN0               | PTC6/<br>LLWU_P10  | SPI0_SOUT | PDB0_EXTRG                  | I2S0_RX_BCLK |        | I2S0_MCLK    |            |        |
| 64      | CMP0_IN1               | CMP0_IN1               | PTC7               | SPI0_SIN  | USB_SOF_OUT                 | I2S0_RX_FS   |        |              |            |        |
| 65      | CMP0_IN2               | CMP0_IN2               | PTC8               |           |                             | I2S0_MCLK    |        |              |            |        |
| 66      | CMP0_IN3               | CMP0_IN3               | PTC9               |           |                             | I2S0_RX_BCLK |        | FTM2_FLT0    |            |        |
| 67      | DISABLED               |                        | PTC10              | I2C1_SCL  |                             | I2S0_RX_FS   |        |              |            |        |
| 68      | DISABLED               |                        | PTC11/<br>LLWU_P11 | I2C1_SDA  |                             | I2S0_RXD1    |        |              |            |        |
| 69      | DISABLED               |                        | PTC12              |           |                             |              |        |              |            |        |
| 70      | DISABLED               |                        | PTC13              |           |                             |              |        |              |            |        |
| 71      | DISABLED               |                        | PTC16              |           | UART3_RX                    |              |        |              |            |        |
| 72      | DISABLED               |                        | PTC17              |           | UART3_TX                    |              |        |              |            |        |
| 73      | DISABLED               |                        | PTD0/<br>LLWU_P12  | SPI0_PCS0 | UART2_RTS_b                 |              |        |              |            |        |
| 74      | ADC0_SE5b              | ADC0_SE5b              | PTD1               | SPI0_SCK  | UART2_CTS_b                 |              |        |              |            |        |
| 75      | DISABLED               |                        | PTD2/<br>LLWU_P13  | SPI0_SOUT | UART2_RX                    | I2C0_SCL     |        |              |            |        |
| 76      | DISABLED               |                        | PTD3               | SPI0_SIN  | UART2_TX                    | I2C0_SDA     |        |              |            |        |
| 77      | ADC0_SE21              | ADC0_SE21              | PTD4/<br>LLWU_P14  | SPI0_PCS1 | UART0_RTS_b                 | FTM0_CH4     |        | EWM_IN       |            |        |
| 78      | ADC0_SE6b              | ADC0_SE6b              | PTD5               | SPI0_PCS2 | UART0_CTS_b/<br>UART0_COL_b | FTM0_CH5     |        | EWM_OUT_b    |            |        |
| 79      | ADC0_SE7b              | ADC0_SE7b              | PTD6/<br>LLWU_P15  | SPI0_PCS3 | UART0_RX                    | FTM0_CH6     |        | FTM0_FLT0    |            |        |
| 80      | ADC0_SE22              | ADC0_SE22              | PTD7               | CMT_IRO   | UART0_TX                    | FTM0_CH7     |        | FTM0_FLT1    |            |        |