




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                            |
| Core Processor             | XC800                                                                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                                                                               |
| Speed                      | 24MHz                                                                                                                                                                               |
| Connectivity               | CANbus, LINbus, SSI, UART/USART                                                                                                                                                     |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                                               |
| Number of I/O              | 34                                                                                                                                                                                  |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                                   |
| RAM Size                   | 1.75K x 8                                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V                                                                                                                                                                         |
| Data Converters            | A/D 8x10b                                                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                                       |
| Package / Case             | 48-LQFP                                                                                                                                                                             |
| Supplier Device Package    | PG-TQFP-48                                                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc886clm-8ffi-5v-ac">https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc886clm-8ffi-5v-ac</a> |

## XC886/888 Data Sheet

### Revision History: V1.2 2009-07

Previous Versions: V1.0, V1.1

| Page                                      | Subjects (major changes since last revision)                                                                 |
|-------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| Changes from V1.1 2009-01 to V1.2 2009-07 |                                                                                                              |
| <b>89</b>                                 | Note on LIN baud rate detection is added.                                                                    |
| <b>92</b>                                 | RXD slave line in SSC block diagram is updated.                                                              |
| <b>108</b>                                | Electrical parameters are now valid for all variants, previous note on exclusion of ROM variants is removed. |
| <b>116</b>                                | Symbol for ADC error parameters are updated.                                                                 |
| <b>120</b>                                | Power supply current parameters for ROM variants are updated.                                                |
| <b>128</b>                                | Test condition for the on-chip oscillator short term deviation is updated.                                   |
|                                           |                                                                                                              |
|                                           |                                                                                                              |
|                                           |                                                                                                              |
|                                           |                                                                                                              |
|                                           |                                                                                                              |

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



---

**Table of Contents**

|          |                                                  |            |
|----------|--------------------------------------------------|------------|
| 4.3.3    | Power-on Reset and PLL Timing . . . . .          | 126        |
| 4.3.4    | On-Chip Oscillator Characteristics . . . . .     | 128        |
| 4.3.5    | External Clock Drive XTAL1 . . . . .             | 129        |
| 4.3.6    | JTAG Timing . . . . .                            | 130        |
| 4.3.7    | SSC Master Mode Timing . . . . .                 | 132        |
| <b>5</b> | <b>Package and Quality Declaration . . . . .</b> | <b>133</b> |
| 5.1      | Package Parameters . . . . .                     | 133        |
| 5.2      | Package Outline . . . . .                        | 134        |
| 5.3      | Quality Declaration . . . . .                    | 136        |

## General Device Information

Table 3 Pin Definitions and Functions (cont'd)

| Symbol    | Pin Number<br>(TQFP-48/64) | Type | Reset<br>State | Function                                                                                                                                                                                  |
|-----------|----------------------------|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>P3</b> |                            | I/O  |                | <b>Port 3</b><br>Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, UART1, Timer 21 and MultiCAN.                                 |
| P3.0      | 35/43                      |      | Hi-Z           | CCPOS1_2 CCU6 Hall Input 1<br>CC60_0 Input/Output of<br>Capture/Compare channel 0<br>RXDO1_1 UART1 Transmit Data Output                                                                   |
| P3.1      | 36/44                      |      | Hi-Z           | CCPOS0_2 CCU6 Hall Input 0<br>CC61_2 Input/Output of<br>Capture/Compare channel 1<br>COUT60_0 Output of Capture/Compare<br>channel 0<br>TXD1_1 UART1 Transmit Data<br>Output/Clock Output |
| P3.2      | 37/49                      |      | Hi-Z           | CCPOS2_2 CCU6 Hall Input 2<br>RXDC1_1 MultiCAN Node 1 Receiver Input<br>RXD1_1 UART1 Receive Data Input<br>CC61_0 Input/Output of<br>Capture/Compare channel 1                            |
| P3.3      | 38/50                      |      | Hi-Z           | COUT61_0 Output of Capture/Compare<br>channel 1<br>TXDC1_1 MultiCAN Node 1 Transmitter<br>Output                                                                                          |
| P3.4      | 39/51                      |      | Hi-Z           | CC62_0 Input/Output of<br>Capture/Compare channel 2<br>RXDC0_1 MultiCAN Node 0 Receiver Input<br>T2EX1_0 Timer 21 External Trigger Input                                                  |
| P3.5      | 40/52                      |      | Hi-Z           | COUT62_0 Output of Capture/Compare<br>channel 2<br>EXF21_0 Timer 21 External Flag Output<br>TXDC0_1 MultiCAN Node 0 Transmitter<br>Output                                                 |
| P3.6      | 33/41                      |      | PD             | CTRAP_0 CCU6 Trap Input                                                                                                                                                                   |

**General Device Information**
**Table 3 Pin Definitions and Functions (cont'd)**

| Symbol | Pin Number<br>(TQFP-48/64) | Type | Reset<br>State | Function                                                                                     |
|--------|----------------------------|------|----------------|----------------------------------------------------------------------------------------------|
| P3.7   | 34/42                      |      | Hi-Z           | EXINT4      External Interrupt Input 4<br>COUT63_0    Output of Capture/Compare<br>channel 3 |


## Functional Description

### 3.2 Memory Organization

The XC886/888 CPU operates in the following five address spaces:

- 12 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 1.5 Kbytes of XRAM memory  
(XRAM can be read/written as program memory or external data memory)
- A 128-byte Special Function Register area
- 24/32 Kbytes of Flash program memory (Flash devices); or  
24/32 Kbytes of ROM program memory, with additional 4 Kbytes of Flash  
(ROM devices)

**Figure 7** illustrates the memory address spaces of the 32-Kbyte Flash devices. For the 24-Kbyte Flash devices, the shaded banks are not available.



**Figure 7 Memory Map of XC886/888 Flash Device**

For both 24-Kbyte and 32-Kbyte ROM devices, the last four bytes of the ROM from 7FFC<sub>H</sub> to 7FFF<sub>H</sub> are reserved for the ROM signature and cannot be used to store user

## Functional Description

### SYSCON0

#### System Control Register 0

Reset Value: 04<sub>H</sub>

| 7 | 6 | 5 | 4     | 3 | 2 | 1 | 0    |
|---|---|---|-------|---|---|---|------|
| 0 |   |   | IMODE | 0 | 1 | 0 | RMAP |
| r |   |   | rw    | r | r | r | rw   |

| Field | Bits          | Type | Description                                                                                                                               |
|-------|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------------|
| RMAP  | 0             | rw   | <b>Interrupt Node XINTR0 Enable</b><br>0 The access to the standard SFR area is enabled<br>1 The access to the mapped SFR area is enabled |
| 1     | 2             | r    | <b>Reserved</b><br>Returns 1 if read; should be written with 1.                                                                           |
| 0     | [7:5],<br>3,1 | r    | <b>Reserved</b><br>Returns 0 if read; should be written with 0.                                                                           |

*Note: The RMAP bit should be cleared/set by ANL or ORL instructions.*

### 3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC886/888 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD\_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in [Figure 9](#).

## Functional Description

**Table 11 ADC Register Overview (cont'd)**

| Addr             | Register Name                                                                | Bit       | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
|------------------|------------------------------------------------------------------------------|-----------|------------|------------|------------|------------|------------|------------|------------|------------|
| D3 <sub>H</sub>  | <b>ADC_RESR3H</b> Reset: 00 <sub>H</sub><br>Result Register 3 High           | Bit Field | RESULT     |            |            |            |            |            |            |            |
|                  |                                                                              | Type      | rh         |            |            |            |            |            |            |            |
| RMAP = 0, PAGE 3 |                                                                              |           |            |            |            |            |            |            |            |            |
| CA <sub>H</sub>  | <b>ADC_RESRA0L</b> Reset: 00 <sub>H</sub><br>Result Register 0, View A Low   | Bit Field | RESULT     |            |            | VF         | DRC        | CHNR       |            |            |
|                  |                                                                              | Type      | rh         |            |            | rh         | rh         | rh         |            |            |
| CB <sub>H</sub>  | <b>ADC_RESRA0H</b> Reset: 00 <sub>H</sub><br>Result Register 0, View A High  | Bit Field | RESULT     |            |            |            |            |            |            |            |
|                  |                                                                              | Type      | rh         |            |            |            |            |            |            |            |
| CC <sub>H</sub>  | <b>ADC_RESRA1L</b> Reset: 00 <sub>H</sub><br>Result Register 1, View A Low   | Bit Field | RESULT     |            |            | VF         | DRC        | CHNR       |            |            |
|                  |                                                                              | Type      | rh         |            |            | rh         | rh         | rh         |            |            |
| CD <sub>H</sub>  | <b>ADC_RESRA1H</b> Reset: 00 <sub>H</sub><br>Result Register 1, View A High  | Bit Field | RESULT     |            |            |            |            |            |            |            |
|                  |                                                                              | Type      | rh         |            |            |            |            |            |            |            |
| CE <sub>H</sub>  | <b>ADC_RESRA2L</b> Reset: 00 <sub>H</sub><br>Result Register 2, View A Low   | Bit Field | RESULT     |            |            | VF         | DRC        | CHNR       |            |            |
|                  |                                                                              | Type      | rh         |            |            | rh         | rh         | rh         |            |            |
| CF <sub>H</sub>  | <b>ADC_RESRA2H</b> Reset: 00 <sub>H</sub><br>Result Register 2, View A High  | Bit Field | RESULT     |            |            |            |            |            |            |            |
|                  |                                                                              | Type      | rh         |            |            |            |            |            |            |            |
| D2 <sub>H</sub>  | <b>ADC_RESRA3L</b> Reset: 00 <sub>H</sub><br>Result Register 3, View A Low   | Bit Field | RESULT     |            |            | VF         | DRC        | CHNR       |            |            |
|                  |                                                                              | Type      | rh         |            |            | rh         | rh         | rh         |            |            |
| D3 <sub>H</sub>  | <b>ADC_RESRA3H</b> Reset: 00 <sub>H</sub><br>Result Register 3, View A High  | Bit Field | RESULT     |            |            |            |            |            |            |            |
|                  |                                                                              | Type      | rh         |            |            |            |            |            |            |            |
| RMAP = 0, PAGE 4 |                                                                              |           |            |            |            |            |            |            |            |            |
| CA <sub>H</sub>  | <b>ADC_RCR0</b> Reset: 00 <sub>H</sub><br>Result Control Register 0          | Bit Field | VFCT<br>R  | WFR        | 0          | IEN        | 0          |            |            | DRCT<br>R  |
|                  |                                                                              | Type      | rw         | rw         | r          | rw         | r          |            |            | rw         |
| CB <sub>H</sub>  | <b>ADC_RCR1</b> Reset: 00 <sub>H</sub><br>Result Control Register 1          | Bit Field | VFCT<br>R  | WFR        | 0          | IEN        | 0          |            |            | DRCT<br>R  |
|                  |                                                                              | Type      | rw         | rw         | r          | rw         | r          |            |            | rw         |
| CC <sub>H</sub>  | <b>ADC_RCR2</b> Reset: 00 <sub>H</sub><br>Result Control Register 2          | Bit Field | VFCT<br>R  | WFR        | 0          | IEN        | 0          |            |            | DRCT<br>R  |
|                  |                                                                              | Type      | rw         | rw         | r          | rw         | r          |            |            | rw         |
| CD <sub>H</sub>  | <b>ADC_RCR3</b> Reset: 00 <sub>H</sub><br>Result Control Register 3          | Bit Field | VFCT<br>R  | WFR        | 0          | IEN        | 0          |            |            | DRCT<br>R  |
|                  |                                                                              | Type      | rw         | rw         | r          | rw         | r          |            |            | rw         |
| CE <sub>H</sub>  | <b>ADC_VFCR</b> Reset: 00 <sub>H</sub><br>Valid Flag Clear Register          | Bit Field | 0          |            |            |            | VFC3       | VFC2       | VFC1       | VFC0       |
|                  |                                                                              | Type      | r          |            |            |            | w          | w          | w          | w          |
| RMAP = 0, PAGE 5 |                                                                              |           |            |            |            |            |            |            |            |            |
| CA <sub>H</sub>  | <b>ADC_CHINFR</b> Reset: 00 <sub>H</sub><br>Channel Interrupt Flag Register  | Bit Field | CHINF<br>7 | CHINF<br>6 | CHINF<br>5 | CHINF<br>4 | CHINF<br>3 | CHINF<br>2 | CHINF<br>1 | CHINF<br>0 |
|                  |                                                                              | Type      | rh         | rh         | rh         | rh         | rh         | rh         | rh         | rh         |
| CB <sub>H</sub>  | <b>ADC_CHINCR</b> Reset: 00 <sub>H</sub><br>Channel Interrupt Clear Register | Bit Field | CHINC<br>7 | CHINC<br>6 | CHINC<br>5 | CHINC<br>4 | CHINC<br>3 | CHINC<br>2 | CHINC<br>1 | CHINC<br>0 |
|                  |                                                                              | Type      | w          | w          | w          | w          | w          | w          | w          | w          |

## Functional Description

### 3.7 Reset Control


The XC886/888 has five types of reset: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC886/888 is first powered up, the status of certain pins (see [Table 23](#)) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

In order to power up the system properly, the external reset pin  $\overline{\text{RESET}}$  must be asserted until  $V_{\text{DDC}}$  reaches  $0.9 \cdot V_{\text{DDC}}$ . The delay of external reset can be realized by an external capacitor at  $\overline{\text{RESET}}$  pin. This capacitor value must be selected so that  $V_{\text{RESET}}$  reaches 0.4 V, but not before  $V_{\text{DDC}}$  reaches  $0.9 \cdot V_{\text{DDC}}$ .

A typical application example is shown in [Figure 22](#). The  $V_{\text{DDP}}$  capacitor value is 100 nF while the  $V_{\text{DDC}}$  capacitor value is 220 nF. The capacitor connected to  $\overline{\text{RESET}}$  pin is 100 nF.

Typically, the time taken for  $V_{\text{DDC}}$  to reach  $0.9 \cdot V_{\text{DDC}}$  is less than 50  $\mu\text{s}$  once  $V_{\text{DDP}}$  reaches 2.3V. Hence, based on the condition that 10% to 90%  $V_{\text{DDP}}$  (slew rate) is less than 500  $\mu\text{s}$ , the  $\overline{\text{RESET}}$  pin should be held low for 500  $\mu\text{s}$  typically. See [Figure 23](#).



**Figure 22** Reset Circuitry

## Functional Description

### 3.7.1 Module Reset Behavior

**Table 22** lists the functions of the XC886/888 and the various reset types that affect these functions. The symbol “■” signifies that the particular function is reset to its default state.

**Table 22 Effect of Reset on Device Functions**

| Module/<br>Function   | Wake-Up<br>Reset                           | Watchdog<br>Reset         | Hardware<br>Reset         | Power-On<br>Reset         | Brownout<br>Reset         |
|-----------------------|--------------------------------------------|---------------------------|---------------------------|---------------------------|---------------------------|
| CPU Core              | ■                                          | ■                         | ■                         | ■                         | ■                         |
| Peripherals           | ■                                          | ■                         | ■                         | ■                         | ■                         |
| On-Chip<br>Static RAM | Not affected,<br>Reliable                  | Not affected,<br>Reliable | Not affected,<br>Reliable | Affected, un-<br>reliable | Affected, un-<br>reliable |
| Oscillator,<br>PLL    | ■                                          | Not affected              | ■                         | ■                         | ■                         |
| Port Pins             | ■                                          | ■                         | ■                         | ■                         | ■                         |
| EVR                   | The voltage<br>regulator is<br>switched on | Not affected              | ■                         | ■                         | ■                         |
| FLASH                 | ■                                          | ■                         | ■                         | ■                         | ■                         |
| NMI                   | Disabled                                   | Disabled                  | ■                         | ■                         | ■                         |

### 3.7.2 Booting Scheme

When the XC886/888 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. **Table 23** shows the available boot options in the XC886/888.

**Table 23 XC886/888 Boot Selection**

| MBC | TMS | P0.0 | Type of Mode                                                           | PC Start Value    |
|-----|-----|------|------------------------------------------------------------------------|-------------------|
| 1   | 0   | X    | User Mode <sup>1)</sup> ; on-chip OSC/PLL non-bypassed                 | 0000 <sub>H</sub> |
| 0   | 0   | X    | BSL Mode; on-chip OSC/PLL non-bypassed <sup>2)</sup>                   | 0000 <sub>H</sub> |
| 0   | 1   | 0    | OCDS Mode; on-chip OSC/PLL non-bypassed                                | 0000 <sub>H</sub> |
| 1   | 1   | 0    | User (JTAG) Mode <sup>3)</sup> ; on-chip OSC/PLL non-bypassed (normal) | 0000 <sub>H</sub> |

---

## Functional Description

- 1) BSL mode is automatically entered if no valid password is installed and data at memory address 0000H equals zero.
- 2) OSC is bypassed in MultiCAN BSL mode
- 3) Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.

*Note: The boot options are valid only with the default set of UART and JTAG pins.*

### 3.8 Clock Generation Unit

The Clock Generation Unit (CGU) allows great flexibility in the clock generation for the XC886/888. The power consumption is indirectly proportional to the frequency, whereas the performance of the microcontroller is directly proportional to the frequency. During user program execution, the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

#### Features

- Phase-Locked Loop (PLL) for multiplying clock source by different factors
- PLL Base Mode
- Prescaler Mode
- PLL Mode
- Power-down mode support

The CGU consists of an oscillator circuit and a PLL. In the XC886/888, the oscillator can be from either of these two sources: the on-chip oscillator (9.6 MHz) or the external oscillator (4 MHz to 12 MHz). The term “oscillator” is used to refer to both on-chip oscillator and external oscillator, unless otherwise stated. After the reset, the on-chip oscillator will be used by default. The external oscillator can be selected via software. In addition, the PLL provides a fail-safe logic to perform oscillator run and loss-of-lock detection. This allows emergency routines to be executed for system recovery or to perform system shut down.

---

**Functional Description**

For power saving purposes, the clocks may be disabled or slowed down according to [Table 26](#).

**Table 26**      **System frequency ( $f_{\text{sys}} = 96 \text{ MHz}$ )**

| <b>Power Saving Mode</b> | <b>Action</b>                                                                                                            |
|--------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Idle                     | Clock to the CPU is disabled.                                                                                            |
| Slow-down                | Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL. |
| Power-down               | Oscillator and PLL are switched off.                                                                                     |

## Functional Description

**Table 36**      **Chip Identification Number (cont'd)**


| Product Variant  | Chip Identification Number |         |         |
|------------------|----------------------------|---------|---------|
|                  | AA-Step                    | AB-Step | AC-Step |
| XC886LM-6RFA 3V3 | 22411522 <sub>H</sub>      | -       | -       |
| XC888LM-6RFA 3V3 | 22411523 <sub>H</sub>      | -       | -       |
| XC886CM-8RFA 3V3 | 22480502 <sub>H</sub>      | -       | -       |
| XC888CM-8RFA 3V3 | 22480503 <sub>H</sub>      | -       | -       |
| XC886C-8RFA 3V3  | 22480542 <sub>H</sub>      | -       | -       |
| XC888C-8RFA 3V3  | 22480543 <sub>H</sub>      | -       | -       |
| XC886-8RFA 3V3   | 22480562 <sub>H</sub>      | -       | -       |
| XC888-8RFA 3V3   | 22480563 <sub>H</sub>      | -       | -       |
| XC886CM-6RFA 3V3 | 22491502 <sub>H</sub>      | -       | -       |
| XC888CM-6RFA 3V3 | 22491503 <sub>H</sub>      | -       | -       |
| XC886C-6RFA 3V3  | 22491542 <sub>H</sub>      | -       | -       |
| XC888C-6RFA 3V3  | 22491543 <sub>H</sub>      | -       | -       |
| XC886-6RFA 3V3   | 22491562 <sub>H</sub>      | -       | -       |
| XC888-6RFA 3V3   | 22491563 <sub>H</sub>      | -       | -       |
| XC886CLM-8RFA 5V | 22800502 <sub>H</sub>      | -       | -       |
| XC888CLM-8RFA 5V | 22800503 <sub>H</sub>      | -       | -       |
| XC886LM-8RFA 5V  | 22800522 <sub>H</sub>      | -       | -       |
| XC888LM-8RFA 5V  | 22800523 <sub>H</sub>      | -       | -       |
| XC886CLM-6RFA 5V | 22811502 <sub>H</sub>      | -       | -       |
| XC888CLM-6RFA 5V | 22811503 <sub>H</sub>      | -       | -       |
| XC886LM-6RFA 5V  | 22811522 <sub>H</sub>      | -       | -       |
| XC888LM-6RFA 5V  | 22811523 <sub>H</sub>      | -       | -       |
| XC886CM-8RFA 5V  | 22880502 <sub>H</sub>      | -       | -       |
| XC888CM-8RFA 5V  | 22880503 <sub>H</sub>      | -       | -       |
| XC886C-8RFA 5V   | 22880542 <sub>H</sub>      | -       | -       |
| XC888C-8RFA 5V   | 22880543 <sub>H</sub>      | -       | -       |
| XC886-8RFA 5V    | 22880562 <sub>H</sub>      | -       | -       |
| XC888-8RFA 5V    | 22880563 <sub>H</sub>      | -       | -       |
| XC886CM-6RFA 5V  | 22891502 <sub>H</sub>      | -       | -       |

**Electrical Parameters**
**Table 38 Input/Output Characteristics (Operating Conditions apply) (cont'd)**

| Parameter                                                | Symbol     |    | Limit Values          |                      | Unit | Test Conditions            |
|----------------------------------------------------------|------------|----|-----------------------|----------------------|------|----------------------------|
|                                                          |            |    | min.                  | max.                 |      |                            |
| Maximum current out of $V_{SS}$                          | $I_{MVSS}$ | SR | –                     | 120                  | mA   | <sup>3)</sup>              |
| <b><math>V_{DDP} = 3.3 \text{ V Range}</math></b>        |            |    |                       |                      |      |                            |
| Output low voltage                                       | $V_{OL}$   | CC | –                     | 1.0                  | V    | $I_{OL} = 8 \text{ mA}$    |
|                                                          |            |    | –                     | 0.4                  | V    | $I_{OL} = 2.5 \text{ mA}$  |
| Output high voltage                                      | $V_{OH}$   | CC | $V_{DDP} - 1.0$       | –                    | V    | $I_{OH} = -8 \text{ mA}$   |
|                                                          |            |    | $V_{DDP} - 0.4$       | –                    | V    | $I_{OH} = -2.5 \text{ mA}$ |
| Input low voltage on port pins (all except P0.0 & P0.1)  | $V_{ILP}$  | SR | –                     | $0.3 \times V_{DDP}$ | V    | CMOS Mode                  |
| Input low voltage on P0.0 & P0.1                         | $V_{ILP0}$ | SR | -0.2                  | $0.3 \times V_{DDP}$ | V    | CMOS Mode                  |
| Input low voltage on RESET pin                           | $V_{ILR}$  | SR | –                     | $0.3 \times V_{DDP}$ | V    | CMOS Mode                  |
| Input low voltage on TMS pin                             | $V_{ILT}$  | SR | –                     | $0.3 \times V_{DDP}$ | V    | CMOS Mode                  |
| Input high voltage on port pins (all except P0.0 & P0.1) | $V_{IHP}$  | SR | $0.7 \times V_{DDP}$  | –                    | V    | CMOS Mode                  |
| Input high voltage on P0.0 & P0.1                        | $V_{IHP0}$ | SR | $0.7 \times V_{DDP}$  | $V_{DDP}$            | V    | CMOS Mode                  |
| Input high voltage on RESET pin                          | $V_{IHR}$  | SR | $0.7 \times V_{DDP}$  | –                    | V    | CMOS Mode                  |
| Input high voltage on TMS pin                            | $V_{IHT}$  | SR | $0.75 \times V_{DDP}$ | –                    | V    | CMOS Mode                  |
| Input Hysteresis                                         | $HYS$      | CC | $0.03 \times V_{DDP}$ | –                    | V    | CMOS Mode <sup>1)</sup>    |
| Input Hysteresis on XTAL1                                | $HYSX$     | CC | $0.07 \times V_{DDC}$ | –                    | V    | <sup>1)</sup>              |
| Input low voltage at XTAL1                               | $V_{ILX}$  | SR | $V_{SS} - 0.5$        | $0.3 \times V_{DDC}$ | V    |                            |

## 4.2.2 Supply Threshold Characteristics

**Table 39** provides the characteristics of the supply threshold in the XC886/888.



**Figure 38** Supply Threshold Parameters

**Table 39** Supply Threshold Parameters (Operating Conditions apply)

| Parameters                                                  | Symbol        |    | Limit Values |      |      | Unit |
|-------------------------------------------------------------|---------------|----|--------------|------|------|------|
|                                                             |               |    | min.         | typ. | max. |      |
| $V_{DDC}$ prewarning voltage <sup>1)</sup>                  | $V_{DDCPW}$   | CC | 2.2          | 2.3  | 2.4  | V    |
| $V_{DDC}$ brownout voltage in active mode <sup>1)</sup>     | $V_{DDCBO}$   | CC | 2.0          | 2.1  | 2.2  | V    |
| RAM data retention voltage                                  | $V_{DDCRDR}$  | CC | 0.9          | 1.0  | 1.1  | V    |
| $V_{DDC}$ brownout voltage in power-down mode <sup>2)</sup> | $V_{DDCBOPD}$ | CC | 1.3          | 1.5  | 1.7  | V    |
| $V_{DDP}$ prewarning voltage <sup>3)</sup>                  | $V_{DDPPW}$   | CC | 3.4          | 4.0  | 4.6  | V    |
| Power-on reset voltage <sup>2)4)</sup>                      | $V_{DDCPOR}$  | CC | 1.3          | 1.5  | 1.7  | V    |

1) Detection is disabled in power-down mode.

2) Detection is enabled in both active and power-down mode.

3) Detection is enabled for external power supply of 5.0V.  
Detection must be disabled for external power supply of 3.3V.

4) The reset of EVR is extended by 300  $\mu$ s typically after the VDDC reaches the power-on reset voltage.

**Electrical Parameters**

**Table 43 Power Supply Current Parameters (Operating Conditions apply;  
 $V_{DDP} = 3.3V$  range)**

| Parameter                                | Symbol    | Limit Values       |                    | Unit | Test Condition             |
|------------------------------------------|-----------|--------------------|--------------------|------|----------------------------|
|                                          |           | typ. <sup>1)</sup> | max. <sup>2)</sup> |      |                            |
| <b><math>V_{DDP}</math> = 3.3V Range</b> |           |                    |                    |      |                            |
| Active Mode                              | $I_{DDP}$ | 25.6               | 31.0               | mA   | Flash Device <sup>3)</sup> |
|                                          |           | 23.4               | 28.6               | mA   | ROM Device <sup>3)</sup>   |
| Idle Mode                                | $I_{DDP}$ | 19.9               | 24.7               | mA   | Flash Device <sup>4)</sup> |
|                                          |           | 17.5               | 20.7               | mA   | ROM Device <sup>4)</sup>   |
| Active Mode with slow-down enabled       | $I_{DDP}$ | 13.3               | 16.2               | mA   | Flash Device <sup>5)</sup> |
|                                          |           | 11.5               | 13.7               | mA   | ROM Device <sup>5)</sup>   |
| Idle Mode with slow-down enabled         | $I_{DDP}$ | 11.1               | 14.4               | mA   | Flash Device <sup>6)</sup> |
|                                          |           | 9.3                | 11.4               | mA   | ROM Device <sup>6)</sup>   |

1) The typical  $I_{DDP}$  values are periodically measured at  $T_A = +25\text{ °C}$  and  $V_{DDP} = 3.3\text{ V}$ .

2) The maximum  $I_{DDP}$  values are measured under worst case conditions ( $T_A = +125\text{ °C}$  and  $V_{DDP} = 3.6\text{ V}$ ).

3)  $I_{DDP}$  (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz (set by on-chip oscillator of 9.6 MHz and NDIV in PLL\_CON to 1001<sub>B</sub>),  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

4)  $I_{DDP}$  (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

5)  $I_{DDP}$  (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.


6)  $I_{DDP}$  (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

### 4.3 AC Parameters


The electrical characteristics of the AC Parameters are detailed in this section.

#### 4.3.1 Testing Waveforms


The testing waveforms for rise/fall time, output delay and output high impedance are shown in [Figure 40](#), [Figure 41](#) and [Figure 42](#).



**Figure 40** Rise/Fall Time Parameters



**Figure 41** Testing Waveform, Output Delay



**Figure 42** Testing Waveform, Output High Impedance

## Electrical Parameters

### 4.3.4 On-Chip Oscillator Characteristics

**Table 47** provides the characteristics of the on-chip oscillator in the XC886/888.

**Table 47 On-chip Oscillator Characteristics (Operating Conditions apply)**

| Parameter                      | Symbol                    | Limit Values |      |      | Unit | Test Conditions                                                                                                        |
|--------------------------------|---------------------------|--------------|------|------|------|------------------------------------------------------------------------------------------------------------------------|
|                                |                           | min.         | typ. | max. |      |                                                                                                                        |
| Nominal frequency              | $f_{\text{NOM}}$ CC       | 9.36         | 9.6  | 9.84 | MHz  | under nominal conditions <sup>1)</sup>                                                                                 |
| Long term frequency deviation  | $\Delta f_{\text{LT}}$ CC | -5.0         | –    | 5.0  | %    | with respect to $f_{\text{NOM}}$ , over lifetime and temperature (-10°C to 125°C), for one given device after trimming |
|                                |                           | -6.0         | –    | 0    | %    | with respect to $f_{\text{NOM}}$ , over lifetime and temperature (-40°C to -10°C), for one given device after trimming |
| Short term frequency deviation | $\Delta f_{\text{ST}}$ CC | -1.0         | –    | 1.0  | %    | within one LIN message (<10 ms .... 100 ms)                                                                            |

1) Nominal condition:  $V_{\text{DDC}} = 2.5 \text{ V}$ ,  $T_{\text{A}} = +25^\circ\text{C}$ .

**Electrical Parameters**
**4.3.5 External Clock Drive XTAL1**

**Table 48** shows the parameters that define the external clock supply for XC886/888. These timing parameters are based on the direct XTAL1 drive of clock input signals. They are not applicable if an external crystal or ceramic resonator is considered.


**Table 48 External Clock Drive Characteristics (Operating Conditions apply)**

| Parameter         | Symbol    |    | Limit Values |      | Unit | Test Conditions |
|-------------------|-----------|----|--------------|------|------|-----------------|
|                   |           |    | Min.         | Max. |      |                 |
| Oscillator period | $t_{osc}$ | SR | 83.3         | 250  | ns   | 1)2)            |
| High time         | $t_1$     | SR | 25           | -    | ns   | 2)3)            |
| Low time          | $t_2$     | SR | 25           | -    | ns   | 2)3)            |
| Rise time         | $t_3$     | SR | -            | 20   | ns   | 2)3)            |
| Fall time         | $t_4$     | SR | -            | 20   | ns   | 2)3)            |

1) The clock input signals with 45-55% duty cycle are used.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

3) The clock input signal must reach the defined levels  $V_{ILX}$  and  $V_{IHx}$ .



**Figure 45 External Clock Drive XTAL1**


**Electrical Parameters**
**4.3.6 JTAG Timing**

**Table 49** provides the characteristics of the JTAG timing in the XC886/888.

**Table 49 TCK Clock Timing (Operating Conditions apply; CL = 50 pF)**

| Parameter           | Symbol    |    | Limits |     | Unit | Test Conditions |
|---------------------|-----------|----|--------|-----|------|-----------------|
|                     |           |    | min    | max |      |                 |
| TCK clock period    | $t_{TCK}$ | SR | 50     | -   | ns   | 1)              |
| TCK high time       | $t_1$     | SR | 20     | -   | ns   | 1)              |
| TCK low time        | $t_2$     | SR | 20     | -   | ns   | 1)              |
| TCK clock rise time | $t_3$     | SR | -      | 4   | ns   | 1)              |
| TCK clock fall time | $t_4$     | SR | -      | 4   | ns   | 1)              |

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



**Figure 46 TCK Clock Timing**

**Table 50 JTAG Timing (Operating Conditions apply; CL = 50 pF)**

| Parameter                                                                                               | Symbol |    | Limits |     | Unit | Test Conditions           |
|---------------------------------------------------------------------------------------------------------|--------|----|--------|-----|------|---------------------------|
|                                                                                                         |        |    | min    | max |      |                           |
| TMS setup to TCK<br> | $t_1$  | SR | 8      | -   | ns   | 1)                        |
| TMS hold to TCK<br>  | $t_2$  | SR | 24     | -   | ns   | 1)                        |
| TDI setup to TCK<br> | $t_1$  | SR | 11     | -   | ns   | 1)                        |
| TDI hold to TCK<br>  | $t_2$  | SR | 24     | -   | ns   | 1)                        |
| TDO valid output from TCK                                                                               | $t_3$  | CC | -      | 21  | ns   | 5V Device <sup>1)</sup>   |
|                                                                                                         |        |    | -      | 28  | ns   | 3.3V Device <sup>1)</sup> |

## Package and Quality Declaration

### 5 Package and Quality Declaration

**Chapter 5** provides the information of the XC886/888 package and reliability section.

#### 5.1 Package Parameters

**Table 1** provides the thermal characteristics of the package used in XC886 and XC888.

**Table 1 Thermal Characteristics of the Packages**

| Parameter                        | Symbol    | Limit Values |      | Unit | Notes |       |
|----------------------------------|-----------|--------------|------|------|-------|-------|
|                                  |           | Min.         | Max. |      |       |       |
| PG-TQFP-48 (XC886)               |           |              |      |      |       |       |
| Thermal resistance junction case | $R_{TJC}$ | CC           | -    | 13   | K/W   | 1)2)  |
| Thermal resistance junction lead | $R_{TJL}$ | CC           | -    | 32.5 | K/W   | 1)2)_ |
| PG-TQFP-64 (XC888)               |           |              |      |      |       |       |
| Thermal resistance junction case | $R_{TJC}$ | CC           | -    | 12.6 | K/W   | 1)2)  |
| Thermal resistance junction lead | $R_{TJL}$ | CC           | -    | 33.4 | K/W   | 1)2)  |

1) The thermal resistances between the case and the ambient ( $R_{TCA}$ ), the lead and the ambient ( $R_{TLA}$ ) are to be combined with the thermal resistances between the junction and the case ( $R_{TJC}$ ), the junction and the lead ( $R_{TJL}$ ) given above, in order to calculate the total thermal resistance between the junction and the ambient ( $R_{TJA}$ ). The thermal resistances between the case and the ambient ( $R_{TCA}$ ), the lead and the ambient ( $R_{TLA}$ ) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation:  $T_J = T_A + R_{TJA} \times P_D$ , where the  $R_{TJA}$  is the total thermal resistance between the junction and the ambient. This total junction ambient resistance  $R_{TJA}$  can be obtained from the upper four partial thermal resistances, by

- simply adding only the two thermal resistances (junction lead and lead ambient), or
- by taking all four resistances into account, depending on the precision needed.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.