

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75К х 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	PG-TQFP-48
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc886cm-6ffi-5v-ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Table of Contents

1	Summary of Features	1
2 2.1 2.2	General Device Information Block Diagram Logic Symbol Diagram	5 5 6
2.3 2.4	Pin Definitions and Functions	7 9
3	Functional Description	9
3.1	Processor Architecture 1	9
3.2	Memory Organization	0
3.2.1	Memory Protection Strategy 2	1
3.2.1.1	Flash Memory Protection 2	1
3.2.2	Special Function Register 2	3
3.2.2.1	Address Extension by Mapping 2	3
3.2.2.2	Address Extension by Paging 2	5
3.2.3	Bit Protection Scheme	9
3.2.3.1	Password Register	0
3.2.4	XC886/888 Register Overview	1
3.2.4.1	CPU Registers	1
3.2.4.2	MDU Registers	2
3.2.4.3	CORDIC Registers	3
3.2.4.4	System Control Registers 34	4
3.2.4.5	WDT Registers	6
3.2.4.6	Port Registers	7
3.2.4.7	ADC Registers	9
3.2.4.8	Timer 2 Registers 4	3
3.2.4.9	Timer 21 Registers 4	3
3.2.4.10	CCU6 Registers 4	4
3.2.4.11	UART1 Registers 4	8
3.2.4.12	SSC Registers 4	9
3.2.4.13	MultiCAN Registers 4	9
3.2.4.14	OCDS Registers 5	0
3.3	Flash Memory	2
3.3.1	Flash Bank Sectorization 5	3
3.3.2	Parallel Read Access of P-Flash 5	4
3.3.3	Flash Programming Width 5	5
3.4	Interrupt System	6
3.4.1	Interrupt Source	6
3.4.2	Interrupt Source and Vector 6	2
3.4.3	Interrupt Priority	4
3.5	Parallel Ports	5



XC886/888CLM

General Device Information



Figure 5 XC888 Pin Configuration, PG-TQFP-64 Package (top view)



SYSCON0

Functional Description

System Control Register 0 Reset Value: 04 7 5 4 3 2 1 0 6 IMODE 1 RMAP 0 0 0 r r r r rw rw

Field	Bits	Туре	Description
RMAP	0	rw	 Interrupt Node XINTR0 Enable 0 The access to the standard SFR area is enabled 1 The access to the mapped SFR area is enabled
1	2	r	Reserved Returns 1 if read; should be written with 1.
0	[7:5], 3,1	r	Reserved Returns 0 if read; should be written with 0.

Note: The RMAP bit should be cleared/set by ANL or ORL instructions.

3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC886/888 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 9**.



Table 13T21 Register Overview (cont'd)

Addr	Register Name	Bit	7 6 5 4 3 2 1		0					
C5 _H	T21_T2H Reset: 00 _H					TH	IL2			
Timer 2 Register High		Туре	rwh							

3.2.4.10 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 14 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0		I	I		I	I	I	l	
A3 _H	CCU6_PAGE Reset: 00 _H	Bit Field	C	P	ST	NR	0	PAGE		
	Page Register	Туре	١	N	١	N	r		rw	
RMAP =	0, PAGE 0									
9A _H	CCU6_CC63SRL Reset: 00 _H	Bit Field				CC6	3SL			
	for Channel CC63 Low	Туре				r	w			
9B _H	CCU6_CC63SRH Reset: 00 _H	Bit Field				CC6	3SH			
	for Channel CC63 High	Туре				r	w			
9CH	CCU6_TCTR4L Reset: 00 _H Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR	(0	DT RES	T12 RES	T12R S	T12R R
		Туре	w	w		r	w	w	w	w
9D _H	DH CCU6_TCTR4H Reset: 00 _H Timer Control Register 4 High		T13 STD	T13 STR	0		T13 RES	T13R S	T13R R	
		Туре	w	w	r			w	w	w
9E _H	CCU6_MCMOUTSL Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRM CM	0	MCMPS					
	Register Low	Туре	w	r	rw					
9F _H	CCU6_MCMOUTSH Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRH P	0		CURHS			EXPHS	
		Туре	w	r	rw			rw		
A4 _H	CCU6_ISRL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RT12 PM	RT12 OM	RCC6 2F	RCC6 2R	RCC6 1F	RCC6 1R	RCC6 0F	RCC6 0R
		Туре	w	w	w	w	w	w	w	w
A5 _H	CCU6_ISRH Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RSTR	RIDLE	RWH E	RCHE	0	RTRP F	RT13 PM	RT13 CM
	Reset Register High	Туре	w	w	w	w	r	w	w	w
A6 _H	CCU6_CMPMODIFL Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3S		0		MCC6 2S	MCC6 1S	MCC6 0S
		Туре	r	w		r		w	w	w
а7 _Н	CCU6_CMPMODIFH Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3R		0		MCC6 2R	MCC6 1R	MCC6 0R
	High		r	w		r		w	w	w



3.2.4.12 SSC Registers

The SSC SFRs can be accessed in the standard memory area (RMAP = 0).

∆ddr	Register Name	Bit	7	6	5	4	3	2	1	0
		ы	'	Ŭ	Ŭ	-	0	-	•	v
RMAP =	: 0	1								
А9 _Н	SSC_PISEL Reset: 00 _H	Bit Field			0			CIS	SIS	MIS
	Port Input Select Register	Туре			r			rw	rw	rw
AA _H	SSC_CONL Reset: 00 _H	Bit Field	LB	PO	PH	HB		В	М	
	Programming Mode	Туре	rw	rw	rw	rw		r	w	
AA _H	SSC_CONL Reset: 00 _H	Bit Field		()			В	С	
	Control Register Low Operating Mode	Туре			r			r	h	
ав _Н	SSC_CONH Reset: 00 _H	Bit Field	EN	MS	0	AREN	BEN	PEN	REN	TEN
	Control Register High Programming Mode	Туре	rw	rw	r	rw	rw	rw	rw	rw
ab _H	SSC_CONH Reset: 00 _H	Bit Field	EN	MS	0	BSY	BE	PE	RE	TE
	Control Register High Operating Mode	Туре	rw	rw	r	rh	rwh	rwh	rwh	rwh
ac _h	SSC_TBL Reset: 00 _H	Bit Field	TB_VALUE							
	I ransmitter Buffer Register Low	Туре				r	N			
ad _H	SSC_RBL Reset: 00 _H	Bit Field	RB_VALUE							
	Receiver Buffer Register Low	Туре	rh							
AE _H	SSC_BRL Reset: 00 _H	Reset: 00 _H Bit Field BR_VALUE								
	Baud Rate Timer Reload Register Low	Туре	rw							
af _h	SSC_BRH Reset: 00 _H	Bit Field				BR_V	ALUE			
	Register High	Туре				r	N			

Table 16 SSC Register Overview

3.2.4.13 MultiCAN Registers

The MultiCAN SFRs can be accessed in the standard memory area (RMAP = 0).

Table 17	CAN R	egister	Overview
----------	-------	---------	----------

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0	-								
D8 _H	ADCON Reset: 00 _H	Bit Field	V3	V2	V1	V0	AU	AD	BSY	RWEN
CAN Address/Data C Register	CAN Address/Data Control Register	Туре	rw	rw	rw	rw	r	w	rh	rw
D9 _H ADL Res CAN Address Register	ADL Reset: 00 _H	Bit Field	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2
	CAN Address Register Low	Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
DA _H AC CA	ADH Reset: 00 _H	Bit Field	0			CA13	CA12	CA11	CA10	
	CAN Address Register High	Туре	r				rwh	rwh	rwh	rwh



3.3 Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

Features

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- Minimum program width¹⁾ of 32-byte for D-Flash and 64-byte for P-Flash
- 1-sector minimum erase width
- 1-byte read access
- Flash is delivered in erased state (read all zeros)
- Operating supply voltage: 2.5 V ± 7.5 %
- Read access time: $3 \times t_{CCLK} = 125 \text{ ns}^{2}$
- Program time: 248256 / $f_{SYS}^{(3)}$ = 2.6 ms³⁾
- Erase time: 9807360 / f_{SYS} = 102 ms³⁾

¹⁾ P-Flash: 64-byte wordline can only be programmed once, i.e., one gate disturb allowed. D-Flash: 32-byte wordline can be programmed twice, i.e., two gate disturbs allowed.

²⁾ Values shown here are typical values. f_{sys} = 96 MHz ± 7.5% (f_{CCLK} = 24 MHz ± 7.5 %) is the maximum frequency range for Flash read access.

³⁾ Values shown here are typical values. $f_{sys} = 96 \text{ MHz} \pm 7.5\%$ is the only frequency range for Flash programming and erasing. f_{sysmin} is used for obtaining the worst case timing.





Figure 15 Interrupt Request Sources (Part 2)



3.7 Reset Control

The XC886/888 has five types of reset: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC886/888 is first powered up, the status of certain pins (see **Table 23**) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

In order to power up the system properly, the external reset pin $\overrightarrow{\text{RESET}}$ must be asserted until V_{DDC} reaches 0.9* V_{DDC} . The delay of external reset can be realized by an external capacitor at $\overrightarrow{\text{RESET}}$ pin. This capacitor value must be selected so that V_{RESET} reaches 0.4 V, but not before V_{DDC} reaches 0.9* V_{DDC} .

A typical application example is shown in Figure 22. The V_{DDP} capacitor value is 100 nF while the V_{DDC} capacitor value is 220 nF. The capacitor connected to RESET pin is 100 nF.

Typically, the time taken for V_{DDC} to reach 0.9^*V_{DDC} is less than 50 µs once V_{DDP} reaches 2.3V. Hence, based on the condition that 10% to 90% V_{DDP} (slew rate) is less than 500 µs, the RESET pin should be held low for 500 µs typically. See Figure 23.



Figure 22 Reset Circuitry



 Table 25 shows the VCO range for the XC886/888.

Table 25 VCC Rallye	Table	25	VCO	Range
---------------------	-------	----	-----	-------

<i>f</i> _{VCOmin}	f _{vcomax}	$f_{\sf VCOFREEmin}$	<i>f</i> _{VCOFREEmax}	Unit
150	200	20	80	MHz
100	150	10	80	MHz

3.8.1 Recommended External Oscillator Circuits

The oscillator circuit, a Pierce oscillator, is designed to work with both, an external crystal oscillator or an external stable clock source. It basically consists of an inverting amplifier and a feedback element with XTAL1 as input, and XTAL2 as output.

When using a crystal, a proper external oscillator circuitry must be connected to both pins, XTAL1 and XTAL2. The crystal frequency can be within the range of 4 MHz to 12 MHz. Additionally, it is necessary to have two load capacitances C_{X1} and C_{X2} , and depending on the crystal type, a series resistor R_{X2} , to limit the current. A test resistor R_Q may be temporarily inserted to measure the oscillation allowance (negative resistance) of the oscillator circuitry. R_Q values are typically specified by the crystal vendor. The C_{X1} and C_{X2} values shown in **Figure 25** can be used as starting points for the negative resistance evaluation and for non-productive systems. The exact values and related operating range are dependent on the crystal frequency and have to be determined and optimized together with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system.

When using an external clock signal, the signal must be connected to XTAL1. XTAL2 is left open (unconnected).

The oscillator can also be used in combination with a ceramic resonator. The final circuitry must also be verified by the resonator vendor. **Figure 25** shows the recommended external oscillator circuitries for both operating modes, external crystal mode and external input clock mode.





Figure 25 External Oscillator Circuitry

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.



For power saving purposes, the clocks may be disabled or slowed down according to **Table 26**.

Table 26System frequency (f_{sys} = 96 MHz)

Power Saving Mode Action			
Idle	Clock to the CPU is disabled.		
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.		
Power-down	Oscillator and PLL are switched off.		



3.18 Timer 2 and Timer 21

Timer 2 and Timer 21 are 16-bit general purpose timers (THL2) that are fully compatible and have two modes of operation, a 16-bit auto-reload mode and a 16-bit one channel capture mode, see **Table 33**. As a timer, the timers count with an input clock of PCLK/12 (if prescaler is disabled). As a counter, they count 1-to-0 transitions on pin T2. In the counter mode, the maximum resolution for the count is PCLK/24 (if prescaler is disabled).

Table 33	Timer 2 Modes
Mode	Description
Auto-reload	 Up/Down Count Disabled Count up only Start counting from 16-bit reload value, overflow at FFFF_H Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin T2EX as well Programmble reload value in register RC2 Interrupt is generated with reload event Up/Down Count Enabled Count up or down, direction determined by level at input pin T2EX No interrupt is generated Count up Start counting from 16-bit reload value, overflow at FFFF_H Reload event triggered by overflow condition Programmble reload value in register RC2 Count up Start counting from 16-bit reload value, overflow at FFFF_H Reload event triggered by overflow condition Programmble reload value in register RC2 Count down Start counting from FFFF_H, underflow at value defined in register RC2 Reload event triggered by underflow condition Reload event triggered by underflow condition Reload event triggered by underflow condition
Channel capture	 Count up only Start counting from 0000_H, overflow at FFFF_H Reload event triggered by overflow condition Reload value fixed at 0000_H Capture event triggered by falling/rising edge at pin T2EX Captured timer value stored in register RC2 Interrupt is generated with reload or capture event



3.21 Analog-to-Digital Converter

The XC886/888 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at Port 2.

Features

- Successive approximation
- 8-bit or 10-bit resolution (TUE of ± 1 LSB and ± 2 LSB, respectively)
- Eight analog channels
- Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- · Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- · Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- · Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes

3.21.1 ADC Clocking Scheme

A common module clock f_{ADC} generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

The internal clock for the analog part f_{ADCI} is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures f_{ADCI} does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register



3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



4.2 DC Parameters

The electrical characteristics of the DC Parameters are detailed in this section.

4.2.1 Input/Output Characteristics

Table 38 provides the characteristics of the input/output pins of the XC886/888.

Table 38	Input/Output Characteristics	(Operating	Conditions	apply)
----------	------------------------------	------------	------------	--------

Parameter	Symbol		Limit Values		Unit	Test Conditions			
			min.	max.					
V _{DDP} = 5 V Range									
Output low voltage	V _{OL}	CC	-	1.0	V	I _{OL} = 15 mA			
			-	1.0	V	I_{OL} = 5 mA, current into all pins > 60 mA			
			-	0.4	V	$I_{\rm OL}$ = 5 mA, current into all pins \leq 60 mA			
Output high voltage	V _{OH}	CC	V _{DDP} - 1.0	-	V	I _{ОН} = -15 mA			
			V _{DDP} - 1.0	-	V	$I_{\rm OH}$ = -5 mA, current from all pins > 60 mA			
			V _{DDP} - 0.4	-	V	$I_{\rm OH}$ = -5 mA, current from all pins ≤ 60 mA			
Input low voltage on port pins (all except P0.0 & P0.1)	V _{ILP}	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode			
Input low voltage on P0.0 & P0.1	V _{ILP0}	SR	-0.2	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode			
Input low voltage on RESET pin	V _{ILR}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode			
Input low voltage on TMS pin	V _{ILT}	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode			
Input high voltage on port pins (all except P0.0 & P0.1)	V _{IHP}	SR	$0.7 \times V_{\text{DDP}}$	_	V	CMOS Mode			
Input high voltage on P0.0 & P0.1	V _{IHP0}	SR	$0.7 \times V_{\text{DDP}}$	V _{DDP}	V	CMOS Mode			



Parameter	Symbol		Limit	Values	Unit	Test Conditions	
			min.	max.			
Maximum current out of $V_{\rm SS}$			-	120 r		3)	
V_{DDP} = 3.3 V Range							
Output low voltage	V_{OL}	CC	-	1.0	V	I _{OL} = 8 mA	
			-	0.4	V	I _{OL} = 2.5 mA	
Output high voltage	V _{OH}	CC	V _{DDP} - 1.0	-	V	I _{OH} = -8 mA	
			V _{DDP} - 0.4	-	V	I _{OH} = -2.5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	V _{ILP}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	V _{ILP0}	SR	-0.2	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on RESET pin	V_{ILR}	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on TMS pin	V _{ILT}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input high voltage on port pins (all except P0.0 & P0.1)	V _{IHP}	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode	
Input high voltage on P0.0 & P0.1	V _{IHP0}	SR	$0.7 \times V_{\text{DDP}}$	V _{DDP}	V	CMOS Mode	
Input high voltage on RESET pin	V_{IHR}	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode	
Input high voltage on TMS pin	V _{IHT}	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis	HYS	CC	$0.03 \times V_{ m DDP}$	-	V	CMOS Mode ¹⁾	
Input Hysteresis on XTAL1	HYSX	CC	$0.07 \times V_{ m DDC}$	-	V	1)	
Input low voltage at XTAL1	V _{ILX}	SR	V _{SS} - 0.5	$0.3 \times V_{ m DDC}$	V		



4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins ($V_{\rm SS}$) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

Parameter	Symbol		Lir	nit Val	ues	Unit	Test Conditions/ Remarks	
			min.	typ.	max.			
Analog reference voltage	V _{AREF}	SR	V _{AGND} + 1	V _{DDP}	V _{DDP} + 0.05	V	1)	
Analog reference ground	V_{AGND}	SR	V _{SS} - 0.05	V _{SS}	V _{AREF} - 1	V	1)	
Analog input voltage range	V_{AIN}	SR	V_{AGND}	_	V_{AREF}	V		
ADC clocks	$f_{\sf ADC}$		-	24	25.8	MHz	module clock ¹⁾	
	f _{adci}		_	_	10	MHz	internal analog clock ¹⁾ See Figure 35	
Sample time	t _S	CC	$(2 + INPCR0.STC) \times t_{ADCI}$		μS	1)		
Conversion time	t _C	CC	See Se	ection	4.2.3.1	μS	1)	
Total unadjusted	TUE	CC	-	-	1	LSB	8-bit conversion ²⁾	
error			-	-	2	LSB	10-bit conversion ²⁾	
Differential Nonlinearity	$ EA_{DNL} $	СС	_	1	-	LSB	10-bit conversion ¹⁾	
Integral Nonlinearity	EA _{INL}	CC	_	1	_	LSB	10-bit conversion ¹⁾	
Offset	$ EA_{OFF} $	CC	-	1	-	LSB	10-bit conversion ¹⁾	
Gain	$ EA_{GAIN} $	CC	_	1	-	LSB	10-bit conversion ¹⁾	
Overload current coupling factor for	K _{OVA}	СС	_	_	1.0 x 10 ⁻⁴	_	$I_{\rm OV} > 0^{1)3)}$	
analog inputs			_	_	1.5 x 10 ⁻³	_	$I_{\rm OV} < 0^{1)3)}$	

Table 40ADC Characteristics (Operating Conditions apply; V_{DDP} = 5V Range)



Table 42 Power Down Current (Operating Conditions apply; $V_{DDP} = 5V$ range)							
Parameter	Symbol	Limit	Values	Unit	Test Condition		
		typ. ¹⁾	max. ²⁾				
$V_{\rm DDP}$ = 5V Range		·					
Power-Down Mode	I _{PDP}	1	10	μA	$T_{A} = + 25 \ ^{\circ}C^{3)4)}$		
		-	30	μA	$T_{A} = + 85 \ ^{\circ}C^{4)5)}$		
1) The typical $I_{}$ values are me	asured at $V_{} = 5.0$ \	/					

Power Down Current (Operating Conditions apply: U able 10 - E (1 - C)

1) The typical I_{PDP} values are measured at V_{DDP} = 5.0 V.

2) The maximum I_{PDP} values are measured at V_{DDP} = 5.5 V.

3) I_{PDP} has a maximum value of 200 μ A at T_A = + 125 °C.

4) I_{PDP} is measured with: RESET = V_{DDP} , V_{AGND} = V_{SS} , RXD/INT0 = V_{DDP} ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subjected to production test, verified by design/characterization.



4.3 AC Parameters

The electrical characteristics of the AC Parameters are detailed in this section.

4.3.1 Testing Waveforms

The testing waveforms for rise/fall time, output delay and output high impedance are shown in **Figure 40**, **Figure 41** and **Figure 42**.



Figure 40 Rise/Fall Time Parameters



Figure 41 Testing Waveform, Output Delay



Figure 42 Testing Waveform, Output High Impedance



Package and Quality Declaration

5.3 Quality Declaration

Table 2 shows the characteristics of the quality parameters in the XC886/888.

Table 2Quality Parameters

Parameter	Symbol	Limit Va	lues	Unit	Notes	
		Min.	Max.			
ESD susceptibility according to Human Body Model (HBM)	V _{HBM}	-	2000	V	Conforming to EIA/JESD22- A114-B ¹⁾	
ESD susceptibility according to Charged Device Model (CDM) pins	V _{CDM}	-	500	V	Conforming to JESD22-C101-C ¹⁾	

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.