



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-TQFP-64
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc888-8ffa-5v-ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

3.6	Power Supply System with Embedded Voltage Regulator	
3.7	Reset Control	
3.7.1	Module Reset Behavior	
3.7.2	Booting Scheme	 . 71
3.8	Clock Generation Unit	 . 72
3.8.1	Recommended External Oscillator Circuits	 . 75
3.8.2	Clock Management	 . 77
3.9	Power Saving Modes	 . 79
3.10	Watchdog Timer	 . 80
3.11	Multiplication/Division Unit	
3.12	CORDIC Coprocessor	
3.13	UART and UART1	
3.13.1	Baud-Rate Generator	
3.13.2	Baud Rate Generation using Timer 1	 . 88
3.14	Normal Divider Mode (8-bit Auto-reload Timer)	
3.15	LIN Protocol	
3.15.1	LIN Header Transmission	
3.16	High-Speed Synchronous Serial Interface	 . 91
3.17	Timer 0 and Timer 1	 . 93
3.18	Timer 2 and Timer 21	 . 94
3.19	Capture/Compare Unit 6	 . 95
3.20	Controller Area Network (MultiCAN)	 . 97
3.21	Analog-to-Digital Converter	 . 99
3.21.1	ADC Clocking Scheme	 . 99
3.21.2	ADC Conversion Sequence	 101
3.22	On-Chip Debug Support	 102
3.22.1	JTAG ID Register	 103
3.23	Chip Identification Number	 104
4	Electrical Parameters	 108
4.1	General Parameters	 108
4.1.1	Parameter Interpretation	 108
4.1.2	Absolute Maximum Rating	 109
4.1.3	Operating Conditions	110
4.2	DC Parameters	 111
4.2.1	Input/Output Characteristics	 111
4.2.2	Supply Threshold Characteristics	 115
4.2.3	ADC Characteristics	116
4.2.3.1	ADC Conversion Timing	119
4.2.4	Power Supply Current	120
4.3	AC Parameters	124
4.3.1	Testing Waveforms	 124
4.3.2	Output Rise/Fall Times	125



# **General Device Information**

 Table 3
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Туре	Reset State	Function	
P3.7	34/42		Hi-Z	EXINT4 COUT63_0	External Interrupt Input 4 Output of Capture/Compare channel 3

Data Sheet 15 V1.2, 2009-07



# Table 8 SCU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
всн	NMISR Reset: 00 <sub>H</sub> NMI Status Register	Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH	FNMI PLL	FNMI WDT
		Туре	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BDH	BCON Reset: 00 <sub>H</sub>	Bit Field	BG	SEL	0	BRDIS		BRPRE		R
	Baud Rate Control Register	Туре	r	W	r	rw		rw		rw
BE <sub>H</sub>	BG Reset: 00 <sub>H</sub>	Bit Field				BR_V	ALUE			
	Baud Rate Timer/Reload Register	Туре				rv	vh			
E9 <sub>H</sub>	FDCON Reset: 00 <sub>H</sub> Fractional Divider Control	Bit Field	BGS	SYNE N	ERRS YN	EOFS YN	BRK	NDOV	FDM	FDEN
	Register	Туре	rw	rw	rwh	rwh	rwh	rwh	rw	rw
EA <sub>H</sub>	FDSTEP Reset: 00 <sub>H</sub>	Bit Field				ST	EP			
	Fractional Divider Reload Register	Туре				r	w			
EBH	FDRES Reset: 00 <sub>H</sub>	Bit Field				RES	SULT			
	Fractional Divider Result Register	Туре				r	h			
RMAP =	: 0, PAGE 1									
вз <sub>Н</sub>	ID Reset: UU <sub>H</sub>	Bit Field			PRODID			VERID		
	Identity Register	Туре	r				r			
B4 <sub>H</sub>	PMCON0 Reset: 00 <sub>H</sub> Power Mode Control Register 0	Bit Field	0	WDT RST	WKRS	WK SEL	SD	PD	W	/S
		Туре	r	rwh	rwh	rw	rw	rwh	r	W
в5 <sub>Н</sub>	PMCON1 Reset: 00 <sub>H</sub> Power Mode Control Register 1	Bit Field	0	CDC_ DIS	CAN_ DIS	MDU_ DIS	T2_ DIS	CCU_ DIS	SSC_ DIS	ADC_ DIS
		Туре	r	rw	rw	rw	rw	rw	rw	rw
в6 <sub>Н</sub>	OSC_CON Reset: 08 <sub>H</sub> OSC Control Register	Bit Field		0		OSC PD	XPD	OSC SS	ORD RES	OSCR
		Туре		r		rw	rw	rw	rwh	rh
в7 <sub>Н</sub>	PLL_CON Reset: 90 <sub>H</sub> PLL Control Register	Bit Field		NE	DIV		VCO BYP	OSC DISC	RESL D	LOCK
		Туре		r	W		rw	rw	rwh	rh
BA <sub>H</sub>	CMCON Reset: 10 <sub>H</sub> Clock Control Register	Bit Field	VCO SEL	KDIV	0	FCCF G	CLKREL			
		Туре	rw	rw	r	rw		n	W	
ВВН	PASSWD Reset: 07 <sub>H</sub> Password Register	Bit Field	d PASS PROT MODE ECT_S				DE			
		Туре	wh rh rw				W			
всн	FEAL Reset: 00 <sub>H</sub>	Bit Field				ECCER	RADDR			
	Flash Error Address Register Low	Туре				r	h			
BDH	FEAH Reset: 00 <sub>H</sub>	Bit Field				ECCER	RADDR			
	Flash Error Address Register High	Туре				r	h			



 Table 10
 Port Register Overview (cont'd)

		<b>D</b> 14	_		_					
Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0, PAGE 1									
80 <sub>H</sub>	P0_PUDSEL Reset: FF <sub>H</sub> P0 Pull-Up/Pull-Down Select	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	Register	Туре	rw							
86 <sub>H</sub>	P0_PUDEN Reset: C4 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Enable Register	Туре	rw							
90 <sub>H</sub>	P1_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Pull-Up/Pull-Down Select Register	Туре	rw							
91 <sub>H</sub>	P1_PUDEN Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Pull-Up/Pull-Down Enable Register	Туре	rw							
92 <sub>H</sub>	P5_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Pull-Up/Pull-Down Select Register	Туре	rw							
93 <sub>H</sub>	P5_PUDEN Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Pull-Up/Pull-Down Enable Register	Туре	rw							
A0 <sub>H</sub>	P2_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Select Register	Туре	rw							
A1 <sub>H</sub>	P2_PUDEN Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Enable Register	Туре	rw							
во <sub>Н</sub>	P3_PUDSEL Reset: BF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Select Register	Туре	rw							
B1 <sub>H</sub>	P3_PUDEN Reset: 40 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Enable Register	Туре	rw							
C8 <sub>H</sub>	P4_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Pull-Up/Pull-Down Select Register	Туре	rw							
C9 <sub>H</sub>	P4_PUDEN Reset: 04 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Pull-Up/Pull-Down Enable Register	Туре	rw							
RMAP =	= 0, PAGE 2	•			Į.	ı	Į.		ı	I
80 <sub>H</sub>	P0_ALTSEL0 Reset: 00H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 0 Register	Туре	rw							
86 <sub>H</sub>	P0_ALTSEL1 Reset: 00H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 1 Register	Туре	rw							
90 <sub>H</sub>	P1_ALTSEL0 Reset: 00 <sub>H</sub> P1 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	F I Allemate Select U Register	Туре	rw							
91 <sub>H</sub>	P1_ALTSEL1 Reset: 00 <sub>H</sub> P1 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	_	Туре	rw							
92 <sub>H</sub>	P5_ALTSEL0 Reset: 00 <sub>H</sub> P5 Alternate Select 0 Register	Bit Field Type	P7	P6	P5	P4	P3	P2	P1	P0
	F3 Alternate Select 0 Register		rw							






Figure 14 Interrupt Request Sources (Part 1)






Figure 18 Interrupt Request Sources (Part 5)

Data Sheet 61 V1.2, 2009-07



# 3.6 Power Supply System with Embedded Voltage Regulator

The XC886/888 microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 21** shows the XC886/888 power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.




Figure 21 XC886/888 Power Supply System

#### **EVR Features**

- Input voltage ( $V_{DDP}$ ): 3.3 V/5.0 V
- Output voltage (V<sub>DDC</sub>): 2.5 V ± 7.5%
- Low power voltage regulator provided in power-down mode
- $V_{\rm DDC}$  and  $V_{\rm DDP}$  prewarning detection
- V<sub>DDC</sub> brownout detection






Figure 23  $V_{\rm DDP}$ ,  $V_{\rm DDC}$  and  $V_{\rm RESET}$  during Power-on Reset

The second type of reset in XC886/888 is the hardware reset. This reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin RESET is provided for the hardware reset.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is a reset while the device is in power-down mode (wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.



Table 25 shows the VCO range for the XC886/888.

Table 25 VCO Range

$f_{VCOmin}$	$f_{\sf VCOmax}$	$f_{\sf VCOFREEmin}$	$f_{\sf VCOFREEmax}$	Unit
150	200	20	80	MHz
100	150	10	80	MHz

#### 3.8.1 Recommended External Oscillator Circuits

The oscillator circuit, a Pierce oscillator, is designed to work with both, an external crystal oscillator or an external stable clock source. It basically consists of an inverting amplifier and a feedback element with XTAL1 as input, and XTAL2 as output.

When using a crystal, a proper external oscillator circuitry must be connected to both pins, XTAL1 and XTAL2. The crystal frequency can be within the range of 4 MHz to 12 MHz. Additionally, it is necessary to have two load capacitances  $C_{\rm X1}$  and  $C_{\rm X2}$ , and depending on the crystal type, a series resistor  $R_{\rm X2}$ , to limit the current. A test resistor  $R_{\rm Q}$  may be temporarily inserted to measure the oscillation allowance (negative resistance) of the oscillator circuitry.  $R_{\rm Q}$  values are typically specified by the crystal vendor. The  $C_{\rm X1}$  and  $C_{\rm X2}$  values shown in Figure 25 can be used as starting points for the negative resistance evaluation and for non-productive systems. The exact values and related operating range are dependent on the crystal frequency and have to be determined and optimized together with the crystal vendor using the negative resistance method. Oscillation measurement with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system.

When using an external clock signal, the signal must be connected to XTAL1. XTAL2 is left open (unconnected).

The oscillator can also be used in combination with a ceramic resonator. The final circuitry must also be verified by the resonator vendor. **Figure 25** shows the recommended external oscillator circuitries for both operating modes, external crystal mode and external input clock mode.

Data Sheet 75 V1.2, 2009-07



- CAN functionality according to CAN specification V2.0 B active.
- Dedicated control registers are provided for each CAN node.
- A data transfer rate up to 1 MBaud is supported.
- Flexible and powerful message transfer control and error handling capabilities are implemented.
- Advanced CAN bus bit timing analysis and baud rate detection can be performed for each CAN node via the frame counter.
- Full-CAN functionality: A set of 32 message objects can be individually
  - allocated (assigned) to any CAN node
  - configured as transmit or receive object
  - setup to handle frames with 11-bit or 29-bit identifier
  - counted or assigned a timestamp via a frame counter
  - configured to remote monitoring mode
- Advanced Acceptance Filtering:
  - Each message object provides an individual acceptance mask to filter incoming frames.
  - A message object can be configured to accept only standard or only extended frames or to accept both standard and extended frames.
  - Message objects can be grouped into 4 priority classes.
  - The selection of the message to be transmitted first can be performed on the basis of frame identifier, IDE bit and RTR bit according to CAN arbitration rules.
- Advanced Message Object Functionality:
  - Message Objects can be combined to build FIFO message buffers of arbitrary size, which is only limited by the total number of message objects.
  - Message objects can be linked to form a gateway to automatically transfer frames between 2 different CAN buses. A single gateway can link any two CAN nodes. An arbitrary number of gateways may be defined.
- Advanced Data Management:
  - The Message objects are organized in double chained lists.
  - List reorganizations may be performed any time, even during full operation of the CAN nodes.
  - A powerful, command driven list controller manages the organization of the list structure and ensures consistency of the list.
  - Message FIFOs are based on the list structure and can easily be scaled in size during CAN operation.
  - Static Allocation Commands offer compatibility with TwinCAN applications, which are not list based.
- Advanced Interrupt Handling:
  - Up to 8 interrupt output lines are available. Most interrupt requests can be individually routed to one of the 8 interrupt output lines.
  - Message postprocessing notifications can be flexibly aggregated into a dedicated register field of 64 notification bits.

Data Sheet 98 V1.2, 2009-07



## 3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

#### **Features**

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG<sup>1)</sup>, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

<sup>1)</sup> The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



# 3.23 Chip Identification Number

The XC886/888 identity (ID) register is located at Page 1 of address  $B3_H$ . The value of ID register is  $09_H$  for Flash devices and  $22_H$  for ROM devices. However, for easy identification of product variants, the Chip Identification Number, which is an unique number assigned to each product variant, is available. The differentiation is based on the product, variant type and device step information.

Two methods are provided to read a device's chip identification number:

- In-application subroutine, GET\_CHIP\_INFO
- Bootstrap loader (BSL) mode A

Table 36 lists the chip identification numbers of available XC886/888 Flash and ROM device variants.

Table 36 Chip Identification Number

<b>Product Variant</b>	Chip Identification Number							
	AA-Step	AB-Step	AC-Step					
Flash Devices								
XC886CLM-8FFA 3V3	-	09500102 <sub>H</sub>	0B500102 <sub>H</sub>					
XC888CLM-8FFA 3V3	-	09500103 <sub>H</sub>	0B500103 <sub>H</sub>					
XC886LM-8FFA 3V3	-	09500122 <sub>H</sub>	0B500122 <sub>H</sub>					
XC888LM-8FFA 3V3	-	09500123 <sub>H</sub>	0B500123 <sub>H</sub>					
XC886CLM-6FFA 3V3	-	09551502 <sub>H</sub>	0B551502 <sub>H</sub>					
XC888CLM-6FFA 3V3	-	09551503 <sub>H</sub>	0B551503 <sub>H</sub>					
XC886LM-6FFA 3V3	-	09551522 <sub>H</sub>	0B551522 <sub>H</sub>					
XC888LM-6FFA 3V3	-	09551523 <sub>H</sub>	0B551523 <sub>H</sub>					
XC886CM-8FFA 3V3	-	09580102 <sub>H</sub>	0B580102 <sub>H</sub>					
XC888CM-8FFA 3V3	-	09580103 <sub>H</sub>	0B580103 <sub>H</sub>					
XC886C-8FFA 3V3	-	09580142 <sub>H</sub>	0B580142 <sub>H</sub>					
XC888C-8FFA 3V3	-	09580143 <sub>H</sub>	0B580143 <sub>H</sub>					
XC886-8FFA 3V3	-	09580162 <sub>H</sub>	0B580162 <sub>H</sub>					
XC888-8FFA 3V3	-	09580163 <sub>H</sub>	0B580163 <sub>H</sub>					
XC886CM-6FFA 3V3	-	095D1502 <sub>H</sub>	0B5D1502 <sub>H</sub>					
XC888CM-6FFA 3V3	-	095D1503 <sub>H</sub>	0B5D1503 <sub>H</sub>					
XC886C-6FFA 3V3	-	095D1542 <sub>H</sub>	0B5D1542 <sub>H</sub>					
XC888C-6FFA 3V3	-	095D1543 <sub>H</sub>	0B5D1543 <sub>H</sub>					



 Table 36
 Chip Identification Number (cont'd)

Product Variant	Chip Identification Number								
	AA-Step	AB-Step	AC-Step						
XC886LM-6RFA 3V3	22411522 <sub>H</sub>	-	-						
XC888LM-6RFA 3V3	22411523 <sub>H</sub>	-	-						
XC886CM-8RFA 3V3	22480502 <sub>H</sub>	-	-						
XC888CM-8RFA 3V3	22480503 <sub>H</sub>	-	-						
XC886C-8RFA 3V3	22480542 <sub>H</sub>	-	-						
XC888C-8RFA 3V3	22480543 <sub>H</sub>	-	-						
XC886-8RFA 3V3	22480562 <sub>H</sub>	-	-						
XC888-8RFA 3V3	22480563 <sub>H</sub>	-	-						
XC886CM-6RFA 3V3	22491502 <sub>H</sub>	-	-						
XC888CM-6RFA 3V3	22491503 <sub>H</sub>	-	-						
XC886C-6RFA 3V3	22491542 <sub>H</sub>	-	-						
XC888C-6RFA 3V3	22491543 <sub>H</sub>	-	-						
XC886-6RFA 3V3	22491562 <sub>H</sub>	-	-						
XC888-6RFA 3V3	22491563 <sub>H</sub>	-	-						
XC886CLM-8RFA 5V	22800502 <sub>H</sub>	-	-						
XC888CLM-8RFA 5V	22800503 <sub>H</sub>	-	-						
XC886LM-8RFA 5V	22800522 <sub>H</sub>	-	-						
XC888LM-8RFA 5V	22800523 <sub>H</sub>	-	-						
XC886CLM-6RFA 5V	22811502 <sub>H</sub>	-	-						
XC888CLM-6RFA 5V	22811503 <sub>H</sub>	-	-						
XC886LM-6RFA 5V	22811522 <sub>H</sub>	-	-						
XC888LM-6RFA 5V	22811523 <sub>H</sub>	-	-						
XC886CM-8RFA 5V	22880502 <sub>H</sub>	-	-						
XC888CM-8RFA 5V	22880503 <sub>H</sub>	-	-						
XC886C-8RFA 5V	22880542 <sub>H</sub>	-	-						
XC888C-8RFA 5V	22880543 <sub>H</sub>	-	-						
XC886-8RFA 5V	22880562 <sub>H</sub>	-	-						
XC888-8RFA 5V	22880563 <sub>H</sub>	-	-						
XC886CM-6RFA 5V	22891502 <sub>H</sub>	-	-						



# 4 Electrical Parameters

**Chapter 4** provides the characteristics of the electrical parameters which are implementation-specific for the XC886/888.

#### 4.1 General Parameters

The general parameters are described here to aid the users in interpreting the parameters mainly in **Section 4.2** and **Section 4.3**.

### 4.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XC886/888 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

### · cc

These parameters indicate Controller Characteristics, which are distinctive features of the XC886/888 and must be regarded for a system design.

#### SR

These parameters indicate **S**ystem **R**equirements, which must be provided by the microcontroller system in which the XC886/888 is designed in.

Data Sheet 108 V1.2, 2009-07



# 4.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the XC886/888. All parameters mentioned in the following table refer to these operating conditions, unless otherwise noted.

**Table 37 Operating Condition Parameters** 

Parameter	Symbol	Limit '	Values	Unit	Notes/
		min.	max.		Conditions
Digital power supply voltage	$V_{DDP}$	4.5	5.5	V	5V Device
Digital power supply voltage	$V_{DDP}$	3.0	3.6	V	3.3V Device
Digital ground voltage	$V_{SS}$	0		V	
Digital core supply voltage	$V_{DDC}$	2.3	2.7	V	
System Clock Frequency <sup>1)</sup>	$f_{SYS}$	88.8	103.2	MHz	
Ambient temperature	$T_{A}$	-40	85	°C	SAF- XC886/888
		-40	125	°C	SAK- XC886/888

<sup>1)</sup>  $f_{SYS}$  is the PLL output clock. During normal operating mode, CPU clock is  $f_{SYS}$  / 4. Please refer to Figure 26 for detailed description.

Data Sheet 110 V1.2, 2009-07



Table 38 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	rameter Symbol Limit Values min. max.		Limit	Values	Unit	Test Conditions	
			max.				
Input high voltage at XTAL1	$V_{IHX}$	SR	$0.7  imes V_{ m DDC}$	<i>V</i> <sub>DDC</sub> + 0.5	V		
Pull-up current	$I_{PU}$	SR	_	-5	μΑ	$V_{IHP,min}$	
			-50	_	μΑ	$V_{ILP,max}$	
Pull-down current	$I_{PD}$	SR	_	5	μΑ	$V_{ILP,max}$	
			50	_	μΑ	$V_{IHP,min}$	
Input leakage current	$I_{\rm OZ1}$	CC	-1	1	μΑ	$0 < V_{\text{IN}} < V_{\text{DDP}},$ $T_{\text{A}} \le 125^{\circ}\text{C}^{2)}$	
Input current at XTAL1	$I_{ILX}$	CC	- 10	10	μΑ		
Overload current on any pin	$I_{OV}$	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma  I_{OV} $	SR	_	25	mA	3)	
Voltage on any pin during $V_{DDP}$ power off	$V_{PO}$	SR	_	0.3	V	4)	
Maximum current per pin (excluding $V_{\mathrm{DDP}}$ and $V_{\mathrm{SS}}$ )	$I_{M}SR$	SR	_	15	mA		
Maximum current for all pins (excluding $V_{\mathrm{DDP}}$ and $V_{\mathrm{SS}}$ )	$\Sigma  I_{M} $	SR	_	90	mA		
$\begin{array}{c} {\rm Maximum~current~into} \\ V_{\rm DDP} \end{array}$	$I_{MVDDP}$	SR	_	120	mA	3)	
Maximum current out of $V_{\mathrm{SS}}$	$I_{MVSS}$	SR	_	120	mA	3)	

Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. TMS pin and RESET pin have internal pull devices and are not included in the input leakage current characteristic.

<sup>3)</sup> Not subjected to production test, verified by design/characterization.

<sup>4)</sup> Not subjected to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when  $V_{\rm DDP}$  is powered off.



Table 40 ADC Characteristics (Operating Conditions apply;  $V_{\text{DDP}}$  = 5V Range)

Parameter	Symbol		Lir	Limit Values			Test Conditions/
			min.	typ.	max.		Remarks
Overload current coupling factor for	$K_{OVD}$	CC	_	_	5.0 x 10 <sup>-3</sup>	_	$I_{\rm OV} > 0^{1)3)}$
digital I/O pins			_	_	1.0 x 10 <sup>-2</sup>	_	$I_{\rm OV} < 0^{1)3)}$
Switched capacitance at the reference voltage input	$C_{AREFSW}$	CC	_	10	20	pF	1)4)
Switched capacitance at the analog voltage inputs	$C_{AINSW}$	CC	_	5	7	pF	1)5)
Input resistance of the reference input	$R_{AREF}$	CC	_	1	2	kΩ	1)
Input resistance of the selected analog channel	R <sub>AIN</sub>	CC	_	1	1.5	kΩ	1)

- 1) Not subjected to production test, verified by design/characterization
- 2) TUE is tested at  $V_{\rm AREF}$  = 5.0 V,  $V_{\rm AGND}$  = 0 V,  $V_{\rm DDP}$  = 5.0 V.
- 3) An overload current  $(I_{\text{OV}})$  through a pin injects a certain error current  $(I_{\text{INJ}})$  into the adjacent pins. This error current adds to the respective pin's leakage current  $(I_{\text{OZ}})$ . The amount of error current depends on the overload current and is defined by the overload coupling factor  $K_{\text{OV}}$ . The polarity of the injected error current is inverse compared to the polarity of the overload current that produces it. The total current through a pin is  $|I_{\text{TOT}}| = |I_{\text{OZ1}}| + (|I_{\text{OV}}| \times K_{\text{OV}})$ . The additional error current may distort the input voltage on analog inputs.
- 4) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.
- 5) The sampling capacity of the conversion C-Network is pre-charged to  $V_{\mathsf{AREF}}/2$  before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than  $V_{\mathsf{AREF}}/2$ .

Data Sheet 117 V1.2, 2009-07






Figure 39 ADC Input Circuits

Data Sheet 118 V1.2, 2009-07



Table 44 Power Down Current (Operating Conditions apply;  $V_{\rm DDP}$  = 3.3V range)

Parameter	Symbol	Limit Values typ. <sup>1)</sup> max. <sup>2)</sup>		Limit Values		Symbol Limit Va		Symbol Limit Values		Unit	Test Condition
$V_{\rm DDP}$ = 3.3V Range	·										
Power-Down Mode	$I_{PDP}$	1	10	μА	$T_{A}$ = + 25 °C <sup>3)4)</sup>						
		-	30	μΑ	$T_{A} = + 85  {}^{\circ}\text{C}^{4)5)}$						

- 1) The typical  $I_{\rm PDP}$  values are measured at  $V_{\rm DDP}$  = 3.3 V.
- 2) The maximum  $I_{\rm PDP}$  values are measured at  $V_{\rm DDP}$  = 3.6 V.
- 3)  $I_{\rm PDP}$  has a maximum value of 200  $\mu A$  at  $T_{\rm A}$  = + 125 °C.
- 4)  $I_{\text{PDP}}$  is measured with:  $\overline{\text{RESET}} = V_{\text{DDP}}, V_{\text{AGND}} = V_{\text{SS}}, \text{RXD/INT0} = V_{\text{DDP}};$  rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.
- 5) Not subjected to production test, verified by design/characterization.

Data Sheet 123 V1.2, 2009-07



# 4.3.7 SSC Master Mode Timing

Table 51 provides the characteristics of the SSC timing in the XC886/888.

Table 51 SSC Master Mode Timing (Operating Conditions apply; CL = 50 pF)

Parameter	Symbol		Limit Values		Unit	Test
			min.	max.		Conditions
SCLK clock period	$t_0$	CC	2*T <sub>SSC</sub>	_	ns	1)2)
MTSR delay from SCLK	<i>t</i> <sub>1</sub>	CC	0	8	ns	2)
MRST setup to SCLK	$t_2$	SR	24	_	ns	2)
MRST hold from SCLK	$t_3$	SR	0	_	ns	2)

<sup>1)</sup>  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ . When  $f_{CPU} = 24$  MHz,  $t_0 = 83.3$ ns.  $T_{CPU}$  is the CPU clock period.

<sup>2)</sup> Not all parameters are 100% tested, but are verified by design/characterization and test correlation.




Figure 52 SSC Master Mode Timing

Data Sheet 132 V1.2, 2009-07