



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	PG-TQFP-48
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc886c-8ffi-5v-ac">https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc886c-8ffi-5v-ac</a>

---

## Summary of Features

### XC886/888 Variant Devices

The XC886/888 product family features devices with different configurations, program memory sizes, package options, power supply voltage, temperature and quality profiles (Automotive or Industrial), to offer cost-effective solutions for different application requirements.

The list of XC886/888 device configurations are summarized in [Table 1](#). For each configuration, 2 types of packages are available:

- PG-TQFP-48, which is denoted by XC886 and;
- PG-TQFP-64, which is denoted by XC888.

**Table 1      Device Configuration**

Device Name	CAN Module	LIN BSL Support	MDU Module
XC886/888	No	No	No
XC886/888C	Yes	No	No
XC886/888CM	Yes	No	Yes
XC886/888LM	No	Yes	Yes
XC886/888CLM	Yes	Yes	Yes

*Note: For variants with LIN BSL support, only LIN BSL is available regardless of the availability of the CAN module.*

From these 10 different combinations of configuration and package type, each are further made available in many sales types, which are grouped according to device type, program memory sizes, power supply voltage, temperature and quality profile (Automotive or Industrial), as shown in [Table 2](#).

**Table 2      Device Profile**

Sales Type	Device Type	Program Memory (Kbytes)	Power Supply (V)	Temp-erature (°C)	Quality Profile
SAK-XC886*/888*-8FFA 5V	Flash	32	5.0	-40 to 125	Automotive
SAK-XC886*/888*-6FFA 5V	Flash	24	5.0	-40 to 125	Automotive
SAF-XC886*/888*-8FFA 5V	Flash	32	5.0	-40 to 85	Automotive
SAF-XC886*/888*-6FFA 5V	Flash	24	5.0	-40 to 85	Automotive
SAF-XC886*/888*-8FFI 5V	Flash	32	5.0	-40 to 85	Industrial
SAF-XC886*/888*-6FFI 5V	Flash	24	5.0	-40 to 85	Industrial

**General Device Information**
**Table 3 Pin Definitions and Functions (cont'd)**

<b>Symbol</b>	<b>Pin Number (TQFP-48/64)</b>	<b>Type</b>	<b>Reset State</b>	<b>Function</b>	
P1.6	8/10		PU	CCPOS1_1 T12HR_0 EXINT6_0 RXDC0_2 T21_1	CCU6 Hall Input 1 CCU6 Timer 12 Hardware Run Input External Interrupt Input 6 MultiCAN Node 0 Receiver Input Timer 21 Input
P1.7	9/11		PU	CCPOS2_1 T13HR_0 T2_1 TXDC0_2	CCU6 Hall Input 2 CCU6 Timer 13 Hardware Run Input Timer 2 Input MultiCAN Node 0 Transmitter Output

P1.5 and P1.6 can be used as a software chip select output for the SSC.

## General Device Information

**Table 3 Pin Definitions and Functions (cont'd)**

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function	
<b>P5</b>		I/O		<b>Port 5</b>	
				Port 5 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for UART, UART1 and JTAG.	
P5.0	-/8		PU	EXINT1_1	External Interrupt Input 1
P5.1	-/9		PU	EXINT2_1	External Interrupt Input 2
P5.2	-/12		PU	RXD_2	UART Receive Data Input
P5.3	-/13		PU	TXD_2	UART Transmit Data Output/Clock Output
P5.4	-/14		PU	RXDO_2	UART Transmit Data Output
P5.5	-/15		PU	TDO_2 TXD1_2	JTAG Serial Data Output UART1 Transmit Data Output/ Clock Output
P5.6	-/19		PU	TCK_2 RXDO1_2	JTAG Clock Input UART1 Transmit Data Output
P5.7	-/20		PU	TDI_2 RXD1_2	JTAG Serial Data Input UART1 Receive Data Input

## General Device Information

**Table 3 Pin Definitions and Functions (cont'd)**

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function
$V_{DDP}$	7, 17, 43/ 7, 25, 55	—	—	<b>I/O Port Supply (3.3 or 5.0 V)</b> Also used by EVR and analog modules. All pins must be connected.
$V_{SSP}$	18, 42/26, 54	—	—	<b>I/O Port Ground</b> All pins must be connected.
$V_{DDC}$	6/6	—	—	<b>Core Supply Monitor (2.5 V)</b>
$V_{SSC}$	5/5	—	—	<b>Core Supply Ground</b>
$V_{AREF}$	24/32	—	—	<b>ADC Reference Voltage</b>
$V_{AGND}$	23/31	—	—	<b>ADC Reference Ground</b>
<b>XTAL1</b>	4/4	I	Hi-Z	<b>External Oscillator Input</b> <b>(backup for on-chip OSC, normally NC)</b>
<b>XTAL2</b>	3/3	O	Hi-Z	<b>External Oscillator Output</b> <b>(backup for on-chip OSC, normally NC)</b>
<b>TMS</b>	10/16	I	PD	<b>Test Mode Select</b>
<b>RESET</b>	41/53	I	PU	<b>Reset Input</b>
<b>MBC<sup>1)</sup></b>	44/58	I	PU	<b>Monitor &amp; BootStrap Loader Control</b>
<b>NC</b>	—/56, 57	—	—	<b>No Connection</b>

1) An external pull-up device in the range of 4.7 kΩ to 100 kΩ. is required to enter user mode. Alternatively MBC can be tied to high if alternate functions (for debugging) of the pin are not utilized.

## Functional Description

Field	Bits	Type	Description
<b>OP</b>	[7:6]	w	<p><b>Operation</b></p> <p>0X Manual page mode. The value of STNR is ignored and PAGE is directly written.</p> <p>10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</p> <p>11 Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</p>
<b>0</b>	3	r	<p><b>Reserved</b></p> <p>Returns 0 if read; should be written with 0.</p>

### 3.2.3 Bit Protection Scheme

The bit protection scheme prevents direct software writing of selected bits (i.e., protected bits) using the PASSWD register. When the bit field MODE is  $11_B$ , writing  $10011_B$  to the bit field PASS opens access to writing of all protected bits, and writing  $10101_B$  to the bit field PASS closes access to writing of all protected bits. In both cases, the value of the bit field MODE is not changed even if PASSWD register is written with  $98_H$  or  $A8_H$ . It can only be changed when bit field PASS is written with  $11000_B$ , for example, writing  $D0_H$  to PASSWD register disables the bit protection scheme.

Note that access is opened for maximum 32 CCLKs if the “close access” password is not written. If “open access” password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles. The protected bits include the N- and K-Divider bits, NDIV and KDIV; the Watchdog Timer enable bit, WDTEN; and the power-down and slow-down enable bits, PD and SD.

## Functional Description

**Table 11 ADC Register Overview (cont'd)**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
D3H	<b>ADC_RESR3H</b> Reset: 00H Result Register 3 High	Bit Field	RESULT									
		Type	rh									
RMAP = 0, PAGE 3												
CAH	<b>ADC_RESRA0L</b> Reset: 00H Result Register 0, View A Low	Bit Field	RESULT			VF	DRC	CHNR				
		Type	rh			rh	rh	rh				
CBH	<b>ADC_RESRA0H</b> Reset: 00H Result Register 0, View A High	Bit Field	RESULT									
		Type	rh									
CCH	<b>ADC_RESRA1L</b> Reset: 00H Result Register 1, View A Low	Bit Field	RESULT			VF	DRC	CHNR				
		Type	rh			rh	rh	rh				
CDH	<b>ADC_RESRA1H</b> Reset: 00H Result Register 1, View A High	Bit Field	RESULT									
		Type	rh									
CEH	<b>ADC_RESRA2L</b> Reset: 00H Result Register 2, View A Low	Bit Field	RESULT			VF	DRC	CHNR				
		Type	rh			rh	rh	rh				
CFH	<b>ADC_RESRA2H</b> Reset: 00H Result Register 2, View A High	Bit Field	RESULT									
		Type	rh									
D2H	<b>ADC_RESRA3L</b> Reset: 00H Result Register 3, View A Low	Bit Field	RESULT			VF	DRC	CHNR				
		Type	rh			rh	rh	rh				
D3H	<b>ADC_RESRA3H</b> Reset: 00H Result Register 3, View A High	Bit Field	RESULT									
		Type	rh									
RMAP = 0, PAGE 4												
CAH	<b>ADC_RCR0</b> Reset: 00H Result Control Register 0	Bit Field	VFCTR	WFR	0	IEN	0			DRCTR		
		Type	rw	rw	r	rw	r			rw		
CBH	<b>ADC_RCR1</b> Reset: 00H Result Control Register 1	Bit Field	VFCTR	WFR	0	IEN	0			DRCTR		
		Type	rw	rw	r	rw	r			rw		
CCH	<b>ADC_RCR2</b> Reset: 00H Result Control Register 2	Bit Field	VFCTR	WFR	0	IEN	0			DRCTR		
		Type	rw	rw	r	rw	r			rw		
CDH	<b>ADC_RCR3</b> Reset: 00H Result Control Register 3	Bit Field	VFCTR	WFR	0	IEN	0			DRCTR		
		Type	rw	rw	r	rw	r			rw		
CEH	<b>ADC_VFCR</b> Reset: 00H Valid Flag Clear Register	Bit Field	0				VFC3	VFC2	VFC1	VFC0		
		Type	r				w	w	w	w		
RMAP = 0, PAGE 5												
CAH	<b>ADC_CHINFR</b> Reset: 00H Channel Interrupt Flag Register	Bit Field	CHINF7	CHINF6	CHINF5	CHINF4	CHINF3	CHINF2	CHINF1	CHINF0		
		Type	rh									
CBH	<b>ADC_CHINCR</b> Reset: 00H Channel Interrupt Clear Register	Bit Field	CHINC7	CHINC6	CHINC5	CHINC4	CHINC3	CHINC2	CHINC1	CHINC0		
		Type	w	w	w	w	w	w	w	w		

## Functional Description

### 3.2.4.8 Timer 2 Registers

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

**Table 12 T2 Register Overview**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0										
C0H	<b>T2_T2CON</b> Reset: 00H Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN2	TR2	C/T2	CP/RL2
		Type	rwh	rwh	r		rw	rwh	rw	rw
C1H	<b>T2_T2MOD</b> Reset: 00H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN	T2PRE			DCEN
		Type	rw	rw	rw	rw	rw	rw	rw	rw
C2H	<b>T2_RC2L</b> Reset: 00H Timer 2 Reload/Capture Register Low	Bit Field	RC2							
		Type	rwh							
C3H	<b>T2_RC2H</b> Reset: 00H Timer 2 Reload/Capture Register High	Bit Field	RC2							
		Type	rwh							
C4H	<b>T2_T2L</b> Reset: 00H Timer 2 Register Low	Bit Field	THL2							
		Type	rwh							
C5H	<b>T2_T2H</b> Reset: 00H Timer 2 Register High	Bit Field	THL2							
		Type	rwh							

### 3.2.4.9 Timer 21 Registers

The Timer 21 SFRs can be accessed in the mapped memory area (RMAP = 1).

**Table 13 T21 Register Overview**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 1										
C0H	<b>T21_T2CON</b> Reset: 00H Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN2	TR2	C/T2	CP/RL2
		Type	rwh	rwh	r		rw	rwh	rw	rw
C1H	<b>T21_T2MOD</b> Reset: 00H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN	T2PRE			DCEN
		Type	rw	rw	rw	rw	rw	rw	rw	rw
C2H	<b>T21_RC2L</b> Reset: 00H Timer 2 Reload/Capture Register Low	Bit Field	RC2							
		Type	rwh							
C3H	<b>T21_RC2H</b> Reset: 00H Timer 2 Reload/Capture Register High	Bit Field	RC2							
		Type	rwh							
C4H	<b>T21_T2L</b> Reset: 00H Timer 2 Register Low	Bit Field	THL2							
		Type	rwh							

## Functional Description

**Table 13 T21 Register Overview (cont'd)**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
C5H	<b>T21_T2H</b> Reset: 00H Timer 2 Register High	Bit Field	THL2							
		Type	rwh							

### 3.2.4.10 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

**Table 14 CCU6 Register Overview**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0					
RMAP = 0															
A3H	<b>CCU6_PAGE</b> Reset: 00H Page Register	Bit Field	OP		STNR		0	PAGE							
		Type	w		w		r	rw							
RMAP = 0, PAGE 0															
9AH	<b>CCU6_CC63SRL</b> Reset: 00H Capture/Compare Shadow Register for Channel CC63 Low	Bit Field	CC63SL												
		Type	rw												
9BH	<b>CCU6_CC63SRH</b> Reset: 00H Capture/Compare Shadow Register for Channel CC63 High	Bit Field	CC63SH												
		Type	rw												
9CH	<b>CCU6_TCTR4L</b> Reset: 00H Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR	0		DT RES	T12 RES	T12R S	T12R R					
		Type	w	w	r		w	w	w	w					
9DH	<b>CCU6_TCTR4H</b> Reset: 00H Timer Control Register 4 High	Bit Field	T13 STD	T13 STR	0			T13 RES	T13R S	T13R R					
		Type	w	w	r			w	w	w					
9EH	<b>CCU6_MCMOUTSL</b> Reset: 00H Multi-Channel Mode Output Shadow Register Low	Bit Field	STRM CM	0	MCMPS										
		Type	w	r	rw										
9FH	<b>CCU6_MCMOUTSH</b> Reset: 00H Multi-Channel Mode Output Shadow Register High	Bit Field	STRH P	0	CURHS			EXPHS							
		Type	w	r	rw			rw							
A4H	<b>CCU6_ISRL</b> Reset: 00H Capture/Compare Interrupt Status Reset Register Low	Bit Field	RT12 PM	RT12 OM	RCC6 2F	RCC6 2R	RCC6 1F	RCC6 1R	RCC6 0F	RCC6 0R					
		Type	w	w	w	w	w	w	w	w					
A5H	<b>CCU6_ISRH</b> Reset: 00H Capture/Compare Interrupt Status Reset Register High	Bit Field	RSTR	RIDLE	RWH E	RCHE	0	RTRP F	RT13 PM	RT13 CM					
		Type	w	w	w	w	r	w	w	w					
A6H	<b>CCU6_CMPMODIFL</b> Reset: 00H Compare State Modification Register Low	Bit Field	0	MCC6 3S	0			MCC6 2S	MCC6 1S	MCC6 0S					
		Type	r	w	r			w	w	w					
A7H	<b>CCU6_CMPMODIFH</b> Reset: 00H Compare State Modification Register High	Bit Field	0	MCC6 3R	0			MCC6 2R	MCC6 1R	MCC6 0R					
		Type	r	w	r			w	w	w					

## Functional Description

**Table 14 CCU6 Register Overview (cont'd)**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0					
FB <sub>H</sub>	<b>CCU6_TCTR2H</b> Reset: 00 <sub>H</sub> Timer Control Register 2 High	Bit Field	0				T13RSEL	T12RSEL							
		Type	r			rw		rw							
FC <sub>H</sub>	<b>CCU6_MODCTRL</b> Reset: 00 <sub>H</sub> Modulation Control Register Low	Bit Field	MCM EN	0	T12MODEN										
		Type	rw	r	rw										
FD <sub>H</sub>	<b>CCU6_MODCTRH</b> Reset: 00 <sub>H</sub> Modulation Control Register High	Bit Field	ECT1 3O	0	T13MODEN										
		Type	rw	r	rw										
FE <sub>H</sub>	<b>CCU6_TRPCTRL</b> Reset: 00 <sub>H</sub> Trap Control Register Low	Bit Field	0				TRPM 2	TRPM 1	TRPM 0						
		Type	r				rw	rw	rw						
FF <sub>H</sub>	<b>CCU6_TRPCTRH</b> Reset: 00 <sub>H</sub> Trap Control Register High	Bit Field	TRPP EN	TRPE N13	TRPEN										
		Type	rw	rw	rw										

RMAP = 0, PAGE 3

9A <sub>H</sub>	<b>CCU6_MCMOUTL</b> Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register Low	Bit Field	0	R	MCMP											
		Type	r	rh	rh											
9B <sub>H</sub>	<b>CCU6_MCMOUTH</b> Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register High	Bit Field	0		CURH			EXPH								
		Type	r		rh			rh								
9C <sub>H</sub>	<b>CCU6_ISL</b> Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Register Low	Bit Field	T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R						
		Type	rh	rh	rh	rh	rh	rh	rh	rh						
9D <sub>H</sub>	<b>CCU6_ISH</b> Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Register High	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM						
		Type	rh	rh	rh	rh	rh	rh	rh	rh						
9E <sub>H</sub>	<b>CCU6_PISEL0L</b> Reset: 00 <sub>H</sub> Port Input Select Register 0 Low	Bit Field	ISTRP		ISCC62			ISCC61	ISCC60							
		Type	rw		rw			rw	rw							
9F <sub>H</sub>	<b>CCU6_PISEL0H</b> Reset: 00 <sub>H</sub> Port Input Select Register 0 High	Bit Field	IST12HR		ISPOS2			ISPOS1	ISPOS0							
		Type	rw		rw			rw	rw							
A4 <sub>H</sub>	<b>CCU6_PISEL2</b> Reset: 00 <sub>H</sub> Port Input Select Register 2	Bit Field	0				IST13HR									
		Type	r				rw									
FA <sub>H</sub>	<b>CCU6_T12L</b> Reset: 00 <sub>H</sub> Timer T12 Counter Register Low	Bit Field	T12CVL													
		Type	rwh													
FB <sub>H</sub>	<b>CCU6_T12H</b> Reset: 00 <sub>H</sub> Timer T12 Counter Register High	Bit Field	T12CVH													
		Type	rwh													
FC <sub>H</sub>	<b>CCU6_T13L</b> Reset: 00 <sub>H</sub> Timer T13 Counter Register Low	Bit Field	T13CVL													
		Type	rwh													
FD <sub>H</sub>	<b>CCU6_T13H</b> Reset: 00 <sub>H</sub> Timer T13 Counter Register High	Bit Field	T13CVH													
		Type	rwh													


## Functional Description

### 3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC886/888 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

#### 3.4.1 Interrupt Source


**Figure 13** to **Figure 17** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.



**Figure 13 Non-Maskable Interrupt Request Sources**

## Functional Description

**Figure 20** shows the structure of an input-only port pin.



**Figure 20 General Structure of Input Port**

## Functional Description




Figure 24 CGU Block Diagram

### PLL Base Mode

When the oscillator is disconnected from the PLL, the system clock is derived from the VCO base (free running) frequency clock ([Table 25](#)) divided by the K factor.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

(3.1)

### Prescaler Mode (VCO Bypass Operation)

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

(3.2)

---

## Functional Description

### PLL Mode

The system clock is derived from the oscillator clock, multiplied by the N factor, and divided by the P and K factors. Both VCO bypass and PLL bypass must be inactive for this PLL mode. The PLL mode is used during normal system operation.

$$f_{\text{SYS}} = f_{\text{OSC}} \times \frac{N}{P \times K}$$


(3.3)

### System Frequency Selection

For the XC886/888, the value of P is fixed to 1. In order to obtain the required  $f_{\text{sys}}$ , the value of N and K can be selected by bits NDIV and KDIV respectively for different oscillator inputs. The output frequency must always be configured for 96 MHz. **Table 24** provides examples on how  $f_{\text{sys}} = 96$  MHz can be obtained for the different oscillator sources.

**Table 24 System frequency ( $f_{\text{sys}} = 96$  MHz)**

Oscillator	Fosc	N	P	K	Fsys
On-chip	9.6 MHz	20	1	2	96 MHz
External	8 MHz	24	1	2	96 MHz
	6 MHz	32	1	2	96 MHz
	4 MHz	48	1	2	96 MHz

**Functional Description**

**Figure 25    External Oscillator Circuitry**

*Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.*

**Functional Description**
**Table 36 Chip Identification Number (cont'd)**

Product Variant	Chip Identification Number		
	AA-Step	AB-Step	AC-Step
XC886-6FFA 3V3	-	095D1562 <sub>H</sub>	0B5D1562 <sub>H</sub>
XC888-6FFA 3V3	-	095D1563 <sub>H</sub>	0B5D1563 <sub>H</sub>
XC886CLM-8FFA 5V	-	09900102 <sub>H</sub>	0B900102 <sub>H</sub>
XC888CLM-8FFA 5V	-	09900103 <sub>H</sub>	0B900103 <sub>H</sub>
XC886LM-8FFA 5V	-	09900122 <sub>H</sub>	0B900122 <sub>H</sub>
XC888LM-8FFA 5V	-	09900123 <sub>H</sub>	0B900123 <sub>H</sub>
XC886CLM-6FFA 5V	-	09951502 <sub>H</sub>	0B951502 <sub>H</sub>
XC888CLM-6FFA 5V	-	09951503 <sub>H</sub>	0B951503 <sub>H</sub>
XC886LM-6FFA 5V	-	09951522 <sub>H</sub>	0B951522 <sub>H</sub>
XC888LM-6FFA 5V	-	09951523 <sub>H</sub>	0B951523 <sub>H</sub>
XC886CM-8FFA 5V	-	09980102 <sub>H</sub>	0B980102 <sub>H</sub>
XC888CM-8FFA 5V	-	09980103 <sub>H</sub>	0B980103 <sub>H</sub>
XC886C-8FFA 5V	-	09980142 <sub>H</sub>	0B980142 <sub>H</sub>
XC888C-8FFA 5V	-	09980143 <sub>H</sub>	0B980143 <sub>H</sub>
XC886-8FFA 5V	-	09980162 <sub>H</sub>	0B980162 <sub>H</sub>
XC888-8FFA 5V	-	09980163 <sub>H</sub>	0B980163 <sub>H</sub>
XC886CM-6FFA 5V	-	099D1502 <sub>H</sub>	0B9D1502 <sub>H</sub>
XC888CM-6FFA 5V	-	099D1503 <sub>H</sub>	0B9D1503 <sub>H</sub>
XC886C-6FFA 5V	-	099D1542 <sub>H</sub>	0B9D1542 <sub>H</sub>
XC888C-6FFA 5V	-	099D1543 <sub>H</sub>	0B9D1543 <sub>H</sub>
XC886-6FFA 5V	-	099D1562 <sub>H</sub>	0B9D1562 <sub>H</sub>
XC888-6FFA 5V	-	099D1563 <sub>H</sub>	0B9D1563 <sub>H</sub>
<b>ROM Devices</b>			
XC886CLM-8RFA 3V3	22400502 <sub>H</sub>	-	-
XC888CLM-8RFA 3V3	22400503 <sub>H</sub>	-	-
XC886LM-8RFA 3V3	22400522 <sub>H</sub>	-	-
XC888LM-8RFA 3V3	22400523 <sub>H</sub>	-	-
XC886CLM-6RFA 3V3	22411502 <sub>H</sub>	-	-
XC888CLM-6RFA 3V3	22411503 <sub>H</sub>	-	-


**Functional Description**
**Table 36 Chip Identification Number (cont'd)**

Product Variant	Chip Identification Number		
	AA-Step	AB-Step	AC-Step
XC886LM-6RFA 3V3	22411522 <sub>H</sub>	-	-
XC888LM-6RFA 3V3	22411523 <sub>H</sub>	-	-
XC886CM-8RFA 3V3	22480502 <sub>H</sub>	-	-
XC888CM-8RFA 3V3	22480503 <sub>H</sub>	-	-
XC886C-8RFA 3V3	22480542 <sub>H</sub>	-	-
XC888C-8RFA 3V3	22480543 <sub>H</sub>	-	-
XC886-8RFA 3V3	22480562 <sub>H</sub>	-	-
XC888-8RFA 3V3	22480563 <sub>H</sub>	-	-
XC886CM-6RFA 3V3	22491502 <sub>H</sub>	-	-
XC888CM-6RFA 3V3	22491503 <sub>H</sub>	-	-
XC886C-6RFA 3V3	22491542 <sub>H</sub>	-	-
XC888C-6RFA 3V3	22491543 <sub>H</sub>	-	-
XC886-6RFA 3V3	22491562 <sub>H</sub>	-	-
XC888-6RFA 3V3	22491563 <sub>H</sub>	-	-
XC886CLM-8RFA 5V	22800502 <sub>H</sub>	-	-
XC888CLM-8RFA 5V	22800503 <sub>H</sub>	-	-
XC886LM-8RFA 5V	22800522 <sub>H</sub>	-	-
XC888LM-8RFA 5V	22800523 <sub>H</sub>	-	-
XC886CLM-6RFA 5V	22811502 <sub>H</sub>	-	-
XC888CLM-6RFA 5V	22811503 <sub>H</sub>	-	-
XC886LM-6RFA 5V	22811522 <sub>H</sub>	-	-
XC888LM-6RFA 5V	22811523 <sub>H</sub>	-	-
XC886CM-8RFA 5V	22880502 <sub>H</sub>	-	-
XC888CM-8RFA 5V	22880503 <sub>H</sub>	-	-
XC886C-8RFA 5V	22880542 <sub>H</sub>	-	-
XC888C-8RFA 5V	22880543 <sub>H</sub>	-	-
XC886-8RFA 5V	22880562 <sub>H</sub>	-	-
XC888-8RFA 5V	22880563 <sub>H</sub>	-	-
XC886CM-6RFA 5V	22891502 <sub>H</sub>	-	-

## Electrical Parameters

### 4.2.2 Supply Threshold Characteristics

**Table 39** provides the characteristics of the supply threshold in the XC886/888.



**Figure 38 Supply Threshold Parameters**

**Table 39 Supply Threshold Parameters (Operating Conditions apply)**

Parameters	Symbol	Limit Values			Unit	
		min.	typ.	max.		
$V_{DDC}$ prewarning voltage <sup>1)</sup>	$V_{DDCPW}$	CC	2.2	2.3	2.4	V
$V_{DDC}$ brownout voltage in active mode <sup>1)</sup>	$V_{DDCBO}$	CC	2.0	2.1	2.2	V
RAM data retention voltage	$V_{DDCRDR}$	CC	0.9	1.0	1.1	V
$V_{DDC}$ brownout voltage in power-down mode <sup>2)</sup>	$V_{DDCBOPD}$	CC	1.3	1.5	1.7	V
$V_{DDP}$ prewarning voltage <sup>3)</sup>	$V_{DDPPW}$	CC	3.4	4.0	4.6	V
Power-on reset voltage <sup>2)4)</sup>	$V_{DDCPOR}$	CC	1.3	1.5	1.7	V

1) Detection is disabled in power-down mode.

2) Detection is enabled in both active and power-down mode.

3) Detection is enabled for external power supply of 5.0V.

Detection must be disabled for external power supply of 3.3V.

4) The reset of EVR is extended by 300  $\mu$ s typically after the VDDC reaches the power-on reset voltage.

## Electrical Parameters

### 4.2.4 Power Supply Current

**Table 41, Table 42, Table 43 and Table 44** provide the characteristics of the power supply current in the XC886/888.

**Table 41 Power Supply Current Parameters (Operating Conditions apply;  
 $V_{DDP} = 5V$  range)**

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	max. <sup>2)</sup>		
<b><math>V_{DDP} = 5V</math> Range</b>					
Active Mode	$I_{DDP}$	27.2	32.8	mA	Flash Device <sup>3)</sup>
		24.3	29.8	mA	ROM Device <sup>3)</sup>
Idle Mode	$I_{DDP}$	21.1	25.3	mA	Flash Device <sup>4)</sup>
		18.2	21.6	mA	ROM Device <sup>4)</sup>
Active Mode with slow-down enabled	$I_{DDP}$	14.1	17.0	mA	Flash Device <sup>5)</sup>
		11.9	14.3	mA	ROM Device <sup>5)</sup>
Idle Mode with slow-down enabled	$I_{DDP}$	11.7	15.0	mA	Flash Device <sup>6)</sup>
		9.7	11.9	mA	ROM Device <sup>6)</sup>

1) The typical  $I_{DDP}$  values are periodically measured at  $T_A = + 25^\circ\text{C}$  and  $V_{DDP} = 5.0 \text{ V}$ .

2) The maximum  $I_{DDP}$  values are measured under worst case conditions ( $T_A = + 125^\circ\text{C}$  and  $V_{DDP} = 5.5 \text{ V}$ ).

3)  $I_{DDP}$  (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL\_CON to 1001<sub>B</sub>), RESET =  $V_{DDP}$ , no load on ports.

4)  $I_{DDP}$  (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET =  $V_{DDP}$ , no load on ports.

5)  $I_{DDP}$  (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>, RESET =  $V_{DDP}$ , no load on ports.

6)  $I_{DDP}$  (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>, RESET =  $V_{DDP}$ , no load on ports.

## Electrical Parameters

**Table 42 Power Down Current (Operating Conditions apply;  $V_{DDP} = 5V$  range)**

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	max. <sup>2)</sup>		
<b><math>V_{DDP} = 5V</math> Range</b>					
Power-Down Mode	$I_{PDP}$	1	10	$\mu\text{A}$	$T_A = + 25^\circ\text{C}$ <sup>3)4)</sup>
		-	30	$\mu\text{A}$	$T_A = + 85^\circ\text{C}$ <sup>4)5)</sup>

1) The typical  $I_{PDP}$  values are measured at  $V_{DDP} = 5.0$  V.

2) The maximum  $I_{PDP}$  values are measured at  $V_{DDP} = 5.5$  V.

3)  $I_{PDP}$  has a maximum value of 200  $\mu\text{A}$  at  $T_A = + 125^\circ\text{C}$ .

4)  $I_{PDP}$  is measured with:  $\overline{\text{RESET}} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ ,  $\text{RXD/INT0} = V_{DDP}$ ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subjected to production test, verified by design/characterization.


## Electrical Parameters

### 4.3 AC Parameters


The electrical characteristics of the AC Parameters are detailed in this section.

#### 4.3.1 Testing Waveforms


The testing waveforms for rise/fall time, output delay and output high impedance are shown in [Figure 40](#), [Figure 41](#) and [Figure 42](#).



**Figure 40** Rise/Fall Time Parameters



**Figure 41** Testing Waveform, Output Delay



**Figure 42** Testing Waveform, Output High Impedance