

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | XC800 |
| Core Size | 8-Bit |
| Speed | 24MHz |
| Connectivity | CANbus, SSI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 24KB (24K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.75K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | PG-TQFP-48 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc886cm-6ffa-5v-ac |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Device Information

2.2 Logic Symbol

The logic symbols of the XC886/888 are shown in Figure 3.



Figure 3 XC886/888 Logic Symbol



XC886/888CLM

General Device Information

Reset **Function** Symbol **Pin Number** Type (TQFP-48/64) State **P4** I/O Port 4 Port 4 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, Timer 0, Timer 1, Timer 21 and MultiCAN. RXDC0 3 MultiCAN Node 0 Receiver Input P4.0 Hi-Z 45/59 CC60 1 Output of Capture/Compare channel 0 P4.1 46/60 Hi-Z TXDC0 3 MultiCAN Node 0 Transmitter Output Output of Capture/Compare COUT60 1 channel 0 P4.2 -/61 PU EXINT6 1 **External Interrupt Input 6** T21 0 Timer 21 Input P4.3 32/40 Hi-Z EXF21 1 Timer 21 External Flag Output COUT63 2 **Output of Capture/Compare** channel 3 CCPOS0_3 -/45 Hi-Z CCU6 Hall Input 0 P4.4 Timer 0 Input T0 0 CC61 4 **Output of Capture/Compare** channel 1 CCPOS1 3 CCU6 Hall Input 1 P4.5 -/46 Hi-Z T1 0 Timer 1 Input COUT61 2 Output of Capture/Compare channel 1 P4.6 -/47 Hi-Z CCPOS2 3 CCU6 Hall Input 2 T2 0 Timer 2 Input CC62 2 **Output of Capture/Compare** channel 2 CTRAP 3 CCU6 Trap Input P4.7 -/48 Hi-Z COUT62 2 Output of Capture/Compare channel 2

Table 3Pin Definitions and Functions (cont'd)



code or data. Therefore, even though the ROM device contains either a 24-Kbyte or 32-Kbyte ROM, the maximum size of code that can be placed in the ROM is the given size less four bytes.

3.2.1 Memory Protection Strategy

The XC886/888 memory protection strategy includes:

- Read-out protection: The user is able to protect the contents in the Flash (for Flash devices) and ROM (for ROM devices) memory from being read
 - Flash protection is enabled by programming a valid password (8-bit non-zero value) via BSL mode 6.
 - ROM protection is fixed with the ROM mask and is always enabled.
- Flash program and erase protection: This feature is available only for Flash devices.

3.2.1.1 Flash Memory Protection

As long as a valid password is available, all external access to the device, including the Flash, will be blocked.

For additional security, the Flash hardware protection can be enabled to implement a second layer of read-out protection, as well as to enable program and erase protection.

Flash hardware protection is available only for Flash devices and comes in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected

The selection of each protection mode and the restrictions imposed are summarized in **Table 4**.

| Flash Protection | Without hardware protection | With hardware protection | | | | | |
|---------------------------------------|---|--|--|--|--|--|--|
| Hardware Protection Mode | - | 0 | 1 | | | | |
| Activation | Program a valid password via BSL mode 6 | | | | | | |
| Selection | Bit 4 of password = 0 | Bit 4 of password = 1 MSB of password = 0 | Bit 4 of password = 1 MSB of password = 1 | | | | |
| P-Flash contents can be read by | Read instructions in any program memory | Read instructions in the P-Flash | Read instructions in the P-Flash or D-Flash | | | | |
| External access to P-Flash | Not possible | Not possible | Not possible | | | | |

Table 4Flash Protection Modes









Address Extension by Mapping



The page register has the following definition:

MOD_PAGE Page Register for module MOD

Reset Value: 00_H

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|---|-----|----|---|---|------|---|
| OF | 5 | STI | NR | 0 | | PAGE | |
| W | | W | / | r | | rw | |

| Field | Bits | Туре | Description |
|-------|-------|------|--|
| PAGE | [2:0] | rw | Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page. |
| STNR | [5:4] | W | Storage NumberThis number indicates which storage bit field is the target of the operation defined by bit field OP.If $OP = 10_B$, the contents of PAGE are saved in STx before being overwritten with the new value.If $OP = 11_B$, the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.00ST0 is selected.01ST1 is selected.10ST2 is selected.11ST3 is selected. |



Table 11ADC Register Overview (cont'd)

| Addr | Register Name | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------------|---|-----------|------------|------------|------------|------------|------------|------------|------------|------------|--|
| D3 _H | ADC_RESR3H Reset: 00 _H | Bit Field | RESULT | | | | | | | | |
| | Result Register 3 High | Туре | | | | r | h | | | | |
| RMAP = | 0, PAGE 3 | | | | | | | | | | |
| CA _H | ADC_RESRA0L Reset: 00 _H | Bit Field | | RESULT | | VF | DRC | | CHNR | | |
| | Result Register 0, View A Low | Туре | | rh | | rh | rh | | rh | | |
| св _Н | ADC_RESRA0H Reset: 00 _H | Bit Field | | | | RES | SULT | • | | | |
| | Result Register 0, View A High | Туре | | | | r | h | | | | |
| сс _Н | ADC_RESRA1L Reset: 00 _H | Bit Field | | RESULT | | VF | DRC | | CHNR | | |
| | Result Register 1, View A Low | Туре | | rh | | rh | rh | | rh | | |
| CD _H | ADC_RESRA1H Reset: 00 _H | Bit Field | | | | RES | SULT | | | | |
| | Result Register 1, View A High | Туре | | | | r | h | | | | |
| CEH | ADC_RESRA2L Reset: 00 _H | Bit Field | | RESULT | | VF | DRC | | CHNR | | |
| | Result Register 2, View A Low | Туре | | rh | | rh | rh | | rh | | |
| CF _H | ADC_RESRA2H Reset: 00 _H | Bit Field | | | | RES | SULT | | | | |
| | Result Register 2, View A High | Туре | | | | r | h | | | | |
| D2 _H | ADC_RESRA3L Reset: 00 _H | Bit Field | | RESULT | | VF | DRC CHNR | | | | |
| | Result Register 3, View A Low | Туре | | rh | | rh | rh | | rh | | |
| D3 _H | ADC_RESRA3H Reset: 00 _H | Bit Field | | | | RES | SULT | | | | |
| | Result Register 3, View A High | Туре | rh | | | | | | | | |
| RMAP = | = 0, PAGE 4 | | | | | | | | | | |
| са _Н | ADC_RCR0 Reset: 00 _H Result Control Register 0 | Bit Field | VFCT R | WFR | 0 | IEN | 0 | | DRCT R | | |
| | | Туре | rw | rw | r | rw | r | | | rw | |
| св _Н | ADC_RCR1 Reset: 00 _H Result Control Register 1 | Bit Field | VFCT R | WFR | 0 | IEN | | 0 | | DRCT R | |
| | | Туре | rw | rw | r | rw | | r | | rw | |
| сс ^н | ADC_RCR2 Reset: 00 _H Result Control Register 2 | Bit Field | VFCT R | WFR | 0 | IEN | | 0 | | DRCT R | |
| | | Туре | rw | rw | r | rw | | r | | rw | |
| CD _H | ADC_RCR3 Reset: 00 _H Result Control Register 3 | Bit Field | VFCT R | WFR | 0 | IEN | | 0 | | DRCT R | |
| | | Туре | rw | rw | r | rw | | r | - | rw | |
| CEH | ADC_VFCR Reset: 00 _H | Bit Field | | (|) | | VFC3 | VFC2 | VFC1 | VFC0 | |
| | Valid Flag Clear Register | Туре | | | r | | w | w | w | w | |
| RMAP = | = 0, PAGE 5 | | | | | | | | | | |
| CA _H | ADC_CHINFR Reset: 00 _H Channel Interrupt Flag Register | Bit Field | CHINF 7 | CHINF 6 | CHINF 5 | CHINF 4 | CHINF 3 | CHINF 2 | CHINF 1 | CHINF 0 | |
| | | Туре | rh | |
| св _Н | ADC_CHINCR Reset: 00 _H Channel Interrupt Clear Register | Bit Field | CHINC 7 | CHINC 6 | CHINC 5 | CHINC 4 | CHINC 3 | CHINC 2 | CHINC 1 | CHINC 0 | |
| | | Туре | w | w | w | w | w | w | w | w | |



Table 14CCU6 Register Overview (cont'd)

| Addr | Register Name | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------------|---|-----------|------------|-------------|------------|------------|------------|------------|------------|------------|--|
| FB _H | CCU6_TCTR2H Reset: 00 _H | Bit Field | | | 0 | | T13F | T13RSEL | | T12RSEL | |
| | Timer Control Register 2 High | Туре | | | r rw | | | | | w | |
| FC _H | CCU6_MODCTRL Reset: 00 _H Modulation Control Register Low | Bit Field | MCM EN | 0 | | T12MODEN | | | | | |
| | | Туре | rw | r | | | r | w | | | |
| FD _H | CCU6_MODCTRH Reset: 00 _H Modulation Control Register High | Bit Field | ECT1 30 | 0 | | | T13M | ODEN | | | |
| | | Туре | rw | r | | | r | w | | | |
| FE _H | CCU6_TRPCTRLReset: 00HTrap Control Register Low | Bit Field | | | 0 | | | TRPM 2 | TRPM 1 | TRPM 0 | |
| | | Туре | | _ | r | | | rw | rw | rw | |
| FF _H | CCU6_TRPCTRHReset: 00HTrap Control Register High | Bit Field | TRPP EN | TRPE N13 | | | TRI | PEN | | | |
| | | Туре | rw | rw | | | r | w | | | |
| RMAP = | 0, PAGE 3 | • | | | - | | | | | | |
| 9A _H | CCU6_MCMOUTL Reset: 00 _H | Bit Field | 0 | R | | | MC | MP | | | |
| | Low | | r | rh | | | r | 'n | | | |
| 9B _H | 9B _H CCU6_MCMOUTH Reset: 00 _H | | (| 0 | | CURH | | | EXPH | | |
| | High | Туре | r rh | | | | | | rh | | |
| 9CH | CH CCU6_ISL Reset: 00 _H Capture/Compare Interrupt Status | Bit Field | T12 PM | T12 OM | ICC62 F | ICC62 R | ICC61 F | ICC61 R | ICC60 F | ICC60 R | |
| | Register Low | Туре | rh | rh | rh | rh | rh | rh | rh | rh | |
| 9D _H | CCU6_ISH Reset: 00 _H Capture/Compare Interrupt Status | Bit Field | STR | IDLE | WHE | CHE | TRPS | TRPF | T13 PM | T13 CM | |
| | Register High | Туре | rh | rh | rh | rh | rh | rh | rh | rh | |
| 9E _H | CCU6_PISEL0L Reset: 00 _H | Bit Field | IST | RP | ISC | C62 | ISCC61 | | ISC | C60 | |
| | | Туре | r | w | r | w | r | w | r | W | |
| 9F _H | CCU6_PISEL0H Reset: 00 _H | Bit Field | IST1 | 2HR | ISP | OS2 | ISP | OS1 | ISP | OS0 | |
| | | Туре | r | w | r | w | r | w | r | W | |
| A4 _H | CCU6_PISEL2 Reset: 00 _H | Bit Field | | | | 0 | | | IST1 | 3HR | |
| | | Туре | | | | r | | | r | W | |
| FA _H | CCU6_T12L Reset: 00 _H | Bit Field | | | | T12 | CVL | | | | |
| | | Туре | | | | rv | vh | | | | |
| FB _H | CCU6_T12H Reset: 00 _H Timer T12 Counter Register High | Bit Field | | | | T12 | CVH | | | | |
| | | Туре | | | | rv | vh | | | | |
| FCH | CCU6_T13L Reset: 00 _H Timer T13 Counter Register Low | Bit Field | | | | T13 | CVL | | | | |
| | | Туре | | | | rv | vh | | | | |
| FDH | CCU6_T13H Reset: 00 _H Timer T13 Counter Reaister High | Bit Field | | | | T13 | CVH | | | | |
| | | Туре | | | | rv | vh | | | | |



Table 18OCDS Register Overview (cont'd)

| Addr | Register Name | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------------|------------------------------|-----------|-------|---|---|---|---|---|---|---|
| ec _H | MMWR2 Reset: 00 _H | Bit Field | MMWR2 | | | | | | | |
| Monitor Work Register 2 | | Туре | rw | | | | | | | |



3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC886/888 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 13 to **Figure 17** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.



Figure 13 Non-Maskable Interrupt Request Sources



3.4.3 Interrupt Priority

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in **Table 21**.

| Source | Level | | | | | |
|--|-----------|--|--|--|--|--|
| Non-Maskable Interrupt (NMI) | (highest) | | | | | |
| External Interrupt 0 | 1 | | | | | |
| Timer 0 Interrupt | 2 | | | | | |
| External Interrupt 1 | 3 | | | | | |
| Timer 1 Interrupt | 4 | | | | | |
| UART Interrupt | 5 | | | | | |
| Timer 2,UART Normal Divider Overflow, MultiCAN, LIN Interrupt | 6 | | | | | |
| ADC, MultiCAN Interrupt | 7 | | | | | |
| SSC Interrupt | 8 | | | | | |
| External Interrupt 2, Timer 21, UART1, UART1 Normal Divider Overflow, MDU, CORDIC Interrupt | 9 | | | | | |
| External Interrupt [6:3], MultiCAN Interrupt | 10 | | | | | |
| CCU6 Interrupt Node Pointer 0, MultiCAN interrupt | 11 | | | | | |
| CCU6 Interrupt Node Pointer 1, MultiCAN Interrupt | 12 | | | | | |
| CCU6 Interrupt Node Pointer 2, MultiCAN Interrupt | 13 | | | | | |
| CCU6 Interrupt Node Pointer 3, MultiCAN Interrupt | 14 | | | | | |

Table 21 Priority Structure within Interrupt Level







Figure 20 General Structure of Input Port



fractional divider) for generating a wide range of baud rates based on its input clock f_{PCLK} , see **Figure 30**.



Figure 30 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider (f_{MOD}) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler (f_{DIV}) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See **Section 3.14**.

The baud rate (f_{BR}) value is dependent on the following parameters:

- Input clock f_{PCLK}
- Prescaling factor (2^{BRPRE}) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)
- 8-bit reload value (BR_VALUE) for the baud rate timer defined by register BG



3.15 LIN Protocol

The UART module can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature, which consists of the hardware logic for Break and Synch Byte detection, provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

Note: The LIN baud rate detection feature is available for use only with UART. To use UART1 for LIN communication, software has to be implemented to detect the Break and Synch Byte.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multipleslave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in **Figure 31**. The frame consists of the:

- Header, which comprises a Break (13-bit time low), Synch Byte (55_H), and ID field
- Response time
- Data bytes (according to UART protocol)
- Checksum



Figure 31 Structure of LIN Frame

3.15.1 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information



3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.







3.22.1 JTAG ID Register

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode 04_H), and the same is also true immediately after reset.

The JTAG ID register contents for the XC886/888 Flash devices are given in Table 35.

| Device Type | Device Name | JTAG ID | | |
|-------------|----------------|------------------------|--|--|
| Flash | XC886/888*-8FF | 1012 0083 _H | | |
| | XC886/888*-6FF | 1012 5083 _H | | |
| ROM | XC886/888*-8RF | 1013 C083 _H | | |
| | XC886/888*-6RF | 1013 D083 _H | | |

Table 35JTAG ID Summary

Note: The asterisk (*) above denotes all possible device configurations.

103



Table 36Chip Identification Number (cont'd)

| Product Variant | Chip Identification Number | | | | | | |
|-----------------|----------------------------|---------|---------|--|--|--|--|
| | AA-Step | AB-Step | AC-Step | | | | |
| XC888CM-6RFA 5V | 22891503 _H | - | - | | | | |
| XC886C-6RFA 5V | 22891542 _H | - | - | | | | |
| XC888C-6RFA 5V | 22891543 _H | - | - | | | | |
| XC886-6RFA 5V | 22891562 _H | - | - | | | | |
| XC888-6RFA 5V | 22891563 _H | - | - | | | | |



Electrical Parameters

4.2.4 **Power Supply Current**

 Table 41, Table 42, Table 43 and Table 44 provide the characteristics of the power supply current in the XC886/888.

Table 41Power Supply Current Parameters (Operating Conditions apply; V_{DDP} = 5V range)

| Parameter | Symbol | Limit | Values | Unit | Test Condition |
|-----------------------------|------------------|--------------------|--------------------|------|----------------------------|
| | | typ. ¹⁾ | max. ²⁾ | | |
| V _{DDP} = 5V Range | | | | | |
| Active Mode | I _{DDP} | 27.2 | 32.8 | mA | Flash Device ³⁾ |
| | | 24.3 | 29.8 | mA | ROM Device ³⁾ |
| Idle Mode | I _{DDP} | 21.1 | 25.3 | mA | Flash Device ⁴⁾ |
| | | 18.2 | 21.6 | mA | ROM Device ⁴⁾ |
| Active Mode with slow-down | I _{DDP} | 14.1 | 17.0 | mA | Flash Device ⁵⁾ |
| enabled | | 11.9 | 14.3 | mA | ROM Device ⁵⁾ |
| Idle Mode with slow-down | I _{DDP} | 11.7 | 15.0 | mA | Flash Device ⁶⁾ |
| enabled | | 9.7 | 11.9 | mA | ROM Device ⁶⁾ |

1) The typical I_{DDP} values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 5.0 V.

2) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 125 °C and V_{DDP} = 5.5 V).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL_CON to 1001_B), RESET = V_{DDP} , no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} , no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.



Package and Quality Declaration

5.2 Package Outline

Figure 48 shows the package outlines of the XC886.



Figure 48 PG-TQFP-48 Package Outline



Package and Quality Declaration

5.3 Quality Declaration

Table 2 shows the characteristics of the quality parameters in the XC886/888.

Table 2Quality Parameters

| Parameter | Symbol | Limit Va | lues | Unit | Notes | |
|---|------------------|----------|------|------|--|--|
| | | Min. | Max. | | | |
| ESD susceptibility according to Human Body Model (HBM) | V _{HBM} | - | 2000 | V | Conforming to EIA/JESD22- A114-B ¹⁾ | |
| ESD susceptibility according to Charged Device Model (CDM) pins | V _{CDM} | - | 500 | V | Conforming to JESD22-C101-C ¹⁾ | |

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

www.infineon.com

Published by Infineon Technologies AG