

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	PG-TQFP-48
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc886lm-8ffi-5v-ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



8-Bit

XC886/888CLM

8-Bit Single Chip Microcontroller

Data Sheet V1.2 2009-07

Microcontrollers



Table of Contents

4.3.3	Power-on Reset and PLL Timing 126
4.3.4	On-Chip Oscillator Characteristics 128
4.3.5	External Clock Drive XTAL1 129
4.3.6	JTAG Timing
4.3.7	SSC Master Mode Timing 132
5	Package and Quality Declaration
5.1	Package Parameters
5.2	Package Outline
52	Quality Daslandian (100



General Device Information

2.3 Pin Configuration

The pin configuration of the XC886, which is based on the PG-TQFP-48 package, is shown in **Figure 4**, while that of the XC888, which is based on the PG-TQFP-64 package, is shown in **Figure 5**.



Figure 4 XC886 Pin Configuration, PG-TQFP-48 Package (top view)



code or data. Therefore, even though the ROM device contains either a 24-Kbyte or 32-Kbyte ROM, the maximum size of code that can be placed in the ROM is the given size less four bytes.

3.2.1 Memory Protection Strategy

The XC886/888 memory protection strategy includes:

- Read-out protection: The user is able to protect the contents in the Flash (for Flash devices) and ROM (for ROM devices) memory from being read
 - Flash protection is enabled by programming a valid password (8-bit non-zero value) via BSL mode 6.
 - ROM protection is fixed with the ROM mask and is always enabled.
- Flash program and erase protection: This feature is available only for Flash devices.

3.2.1.1 Flash Memory Protection

As long as a valid password is available, all external access to the device, including the Flash, will be blocked.

For additional security, the Flash hardware protection can be enabled to implement a second layer of read-out protection, as well as to enable program and erase protection.

Flash hardware protection is available only for Flash devices and comes in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected

The selection of each protection mode and the restrictions imposed are summarized in **Table 4**.

Flash Protection	Without hardware protection	With hardware protection				
Hardware - Protection Mode		0	1			
Activation	Program a valid password via BSL mode 6					
Selection	Bit 4 of password = 0	Bit 4 of password = 1 MSB of password = 0	Bit 4 of password = 1 MSB of password = 1			
P-Flash contents can be read by	Read instructions in any program memory	Read instructions in the P-Flash	Read instructions in the P-Flash or D- Flash			
External access to P-Flash	Not possible	Not possible	Not possible			

Table 4Flash Protection Modes



SYSCON0

Functional Description

System Control Register 0 Reset Value: 04 7 5 4 3 2 1 0 6 IMODE 1 RMAP 0 0 0 r r r r rw rw

Field	Bits	Туре	Description
RMAP	0	rw	 Interrupt Node XINTR0 Enable 0 The access to the standard SFR area is enabled 1 The access to the mapped SFR area is enabled
1	2	r	Reserved Returns 1 if read; should be written with 1.
0	[7:5], 3,1	r	Reserved Returns 0 if read; should be written with 0.

Note: The RMAP bit should be cleared/set by ANL or ORL instructions.

3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC886/888 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 9**.







Figure 9 Address Extension by Paging

In order to access a register located in a page different from the actual one, the current page must be exited. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed and the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

• Save the contents of PAGE in STx before overwriting with the new value (this is done in the beginning of the interrupt routine to save the current page setting and program the new page number); or



 Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE

(this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)



Figure 10 Storage Elements for Paging

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The XC886/888 supports local address extension for:

- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers



Table 7CORDIC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
^{∆0} H	CD_STATC Reset: 00 _H CORDIC Status and Data	Bit Field	KEEP Z	KEEP Y	KEEP X	DMAP	INT_E N	EOC	ERRO R	BSY
Control	Control Register	Туре	rw	rw	rw	rw	rw	rwh	rh	rh
а1 _Н	CD_CON Reset: 00 _H CORDIC Control Register	Bit Field	MI	PS	X_USI GN	ST_M ODE	ROTV EC	MC	DE	ST
		Туре	r	N	rw	rw	rw	r	w	rwh

3.2.4.4 System Control Registers

The system control SFRs can be accessed in the mapped memory area (RMAP = 0).

Addr Bit 7 3 2 1 **Register Name** 6 5 4 0 RMAP = 0 or 1 IMOD 8F_H SYSCON0 Reset: 04_H Bit Field 0 0 1 0 RMAP System Control Register 0 F r r r r rw Туре rw RMAP = 0 SCU_PAGE STNR PAGE BFH Reset: 00_H Bit Field OP 0 Page Register Туре w w r rw RMAP = 0, PAGE 0 Reset: 00_H Bit Field URRIS JTAGT JTAGT EXINT EXINT EXINT URRIS MODPISEL 0 B3_H Peripheral Input Select Register Н DIS CKS 2IS 1IS 0IS rw Туре r rw rw rw rw rw rw Reset: 00_H B4_H **IRCON0** Bit Field 0 **EXINT** EXINT EXINT EXINT EXINT EXINT EXINT Interrupt Request Register 0 4 3 0 6 5 2 1 rwh Туре r rwh rwh rwh rwh rwh rwh Reset: 00_H в5_Н CANS **IRCON1** Bit Field 0 CANS ADCS ADCS RIR TIR EIR Interrupt Request Register 1 RC2 RC1 R0 R1 Туре r rwh rwh rwh rwh rwh rwh rwh B6_H Reset: 00_H 0 CANS 0 CANS **IRCON2** Bit Field Interrupt Request Register 2 RC3 RC0 Туре rwh rwh r r B7_H EXICON0 EXINT3 EXINT2 EXINT1 EXINT0 Reset: F0µ Bit Field External Interrupt Control Туре rw rw rw rw Register 0 Reset: 3F_H BAH EXICON1 Bit Field 0 EXINT6 EXINT5 EXINT4 External Interrupt Control rw rw rw Туре r Register 1 ввн NMICON Reset: 00_H Bit Field 0 NMI NMI NMI NMI NMI NMI NMI NMI Control Register ECC VDDP VDD OCDS FLASH PLL WDT Туре r rw rw rw rw rw rw rw

Table 8SCU Register Overview



Table 9WDT Register Overview (cont'd)

Addr	Register Name	Bit	7	7 6 5 4 3 2 1							
ве _Н	BE _H WDTL Reset: 00 _H		WDT								
Watcl	Watchdog Timer Register Low	Туре	rh								
bf _H	WDTH Reset: 00 _H	Bit Field				W	DT				
	Watchdog Timer Register High	Туре	rh								

3.2.4.6 Port Registers

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

Table 10Port Register Overview

Addr	Register Name	e	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0										
B2 _H	PORT_PAGE	Reset: 00 _H	Bit Field	OP		STNR		0		PAGE	
	Page Register		Туре	١	N	v	v	r		rw	
RMAP =	= 0, PAGE 0							•	•		
80 _H	P0_DATA F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
86 _H	P0_DIR F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Direction Registe	er	Туре	rw	rw	rw	rw	rw	rw	rw	rw
90 _H	P1_DATA F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
91 _H	1 _H P1_DIR	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Direction Registe	er	Туре	rw	rw	rw	rw	rw	rw	rw	rw
92 _H	92 _H P5_DATA	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
93 _H	P5_DIR F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Direction Registe	er	Туре	rw	rw	rw	rw	rw	rw	rw	rw
A0 _H	P2_DATA F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
A1 _H	P2_DIR F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Direction Registe	er	Туре	rw	rw	rw	rw	rw	rw	rw	rw
во _Н	P3_DATA F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
в1 _Н	P3_DIR F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Direction Registe	er	Туре	rw	rw	rw	rw	rw	rw	rw	rw
C8 _H	P4_DATA F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
C9 _H	P4_DIR F	Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Direction Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw



Table 14CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
Fe _H	CCU6_CMPSTATL Reset: 00 _H Compare State Register Low	Bit Field	0	CC63 ST	CC POS2	CC POS1	CC POS0	CC62 ST	CC61 ST	CC60 ST
		Туре	r	rh	rh	rh	rh	rh	rh	rh
FF _H	CCU6_CMPSTATH Reset: 00 _H Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

3.2.4.11 UART1 Registers

The UART1 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 15 UART1 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	: 1									
C8 _H	SCON Reset: 00 _H	Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
	Serial Channel Control Register	Туре	rw	rw	rw	rw	rw	rwh	rwh	rwh
C9 _H	SBUF Reset: 00 _H	Bit Field		VAL						
	Serial Data Buffer Register	Туре				rv	vh			
CA _H	BCON Reset: 00 _H	Bit Field		()			BRPRE		R
	Baud Rate Control Register	Туре			r			rw		rw
CB _H BG	BG Reset: 00 _H Baud Rate Timer/Reload Register	Bit Field	BR_VALUE							
		Туре	rwh							
сс _Н	FDCON Reset: 00 _H	Bit Field	0					NDOV	FDM	FDEN
	Fractional Divider Control Register	Туре		r				rwh	rw	rw
CD _H	FDSTEP Reset: 00 _H	Bit Field				ST	ΈP			
	Fractional Divider Reload Register	Туре	rw							
Ce _H	FDRES Reset: 00 _H	Bit Field	RESULT							
	Fractional Divider Result Register	Туре	rh							





Figure 11 Flash Bank Sectorization

The internal structure of each Flash bank represents a sector architecture for flexible erase capability. The minimum erase width is always a complete sector, and sectors can be erased separately or in parallel. Contrary to standard EPROMs, erased Flash memory cells contain 0s.

The D-Flash bank is divided into more physical sectors for extended erasing and reprogramming capability; even numbers for each sector size are provided to allow greater flexibility and the ability to adapt to a wide range of application requirements.

3.3.2 Parallel Read Access of P-Flash

To enhance system performance, the P-Flash banks are configured for parallel read to allow two bytes of linear code to be read in 4 x CCLK cycles, compared to 6 x CCLK cycles if serial read is performed. This is achieved by reading two bytes in parallel from a P-Flash bank pair within the 3 x CCLK cycles access time and storing them in a cache. Subsequent read from the cache by the CPU does not require a wait state and can be completed within 1 x CCLK cycle. The result is the average instruction fetch time from the P-Flash banks is reduced and thus, the MIPS (Mega Instruction Per Second) of the system is increased.

However, if the parallel read feature is not desired due to certain timing constraints, it can be disabled by calling the parallel read disable subroutine.



3.7.1 Module Reset Behavior

Table 22 lists the functions of the XC886/888 and the various reset types that affect these functions. The symbol "■" signifies that the particular function is reset to its default state.

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core					
Peripherals					
On-Chip Static RAM	Not affected, Reliable	Not affected, Reliable	Not affected, Reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL		Not affected			
Port Pins					
EVR	The voltage regulator is switched on	Not affected			
FLASH					
NMI	Disabled	Disabled			

Table 22Effect of Reset on Device Functions

3.7.2 Booting Scheme

When the XC886/888 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. Table 23 shows the available boot options in the XC886/888.

MBC	TMS	P0.0	Type of Mode	PC Start Value
1	0	Х	User Mode ¹⁾ ; on-chip OSC/PLL non-bypassed	0000 _H
0	0	Х	BSL Mode; on-chip OSC/PLL non-bypassed ²⁾	0000 _H
0	1	0	OCDS Mode; on-chip OSC/PLL non- bypassed	0000 _H
1	1	0	User (JTAG) Mode ³⁾ ; on-chip OSC/PLL non- bypassed (normal)	0000 _H

Table 23	XC886/888 Boot Selection



If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert FNMIWDT) and the reset prewarning is entered. The prewarning period lasts for $30_{\rm H}$ count, after which the system is reset (assert WDTRST).

The WDT has a "programmable window boundary" which disallows any refresh during the WDT's count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from $0000_{\rm H}$ to the value obtained from the concatenation of WDTWINB and $00_{\rm H}$.

After being serviced, the WDT continues counting up from the value ($\langle WDTREL \rangle * 2^8$). The time period for an overflow of the WDT is programmable in two ways:

- The input frequency to the WDT can be selected to be either $f_{\rm PCLK}/2$ or $f_{\rm PCLK}/128$
- The reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period, $P_{\rm WDT}$, between servicing the WDT and the next overflow can be determined by the following formula:

$$P_{WDT} = \frac{2^{(1 + WDTIN \times 6)} \times (2^{16} - WDTREL \times 2^8)}{f_{PCLK}}$$

(3.4)

If the Window-Boundary Refresh feature of the WDT is enabled, the period $P_{\rm WDT}$ between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see **Figure 29**. This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB cannot be smaller than WDTREL.



fractional divider) for generating a wide range of baud rates based on its input clock f_{PCLK} , see **Figure 30**.



Figure 30 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider (f_{MOD}) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler (f_{DIV}) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See **Section 3.14**.

The baud rate (f_{BR}) value is dependent on the following parameters:

- Input clock f_{PCLK}
- Prescaling factor (2^{BRPRE}) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)
- 8-bit reload value (BR_VALUE) for the baud rate timer defined by register BG



I able J I	Deviation Error for OART with Fractional Divider enabled				
f _{pclk}	Prescaling Factor (2BRPRE)	Reload Value (BR_VALUE + 1)	STEP	Deviation Error	
24 MHz	1	10 (A _H)	197 (C5 _H)	+0.20 %	
12 MHz	1	6 (6 _H)	236 (EC _H)	+0.03 %	
8 MHz	1	4 (4 _H)	236 (EC _H)	+0.03 %	
6 MHz	1	3 (3 _H)	236 (EC _H)	+0.03 %	

Table 31 Deviation Error for UART with Fractional Divider enabled

3.13.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 baud rate=
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$

(3.7)

3.14 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 30**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock f_{MOD} that is 1/n of the input clock f_{DIV} , where n is defined by 256 - STEP. The output frequency in normal divider mode is derived as follows:

$$f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$$

(3.8)



3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



Table 36Chip Identification Number (cont'd)

Product Variant	Chip Identification Number				
	AA-Step	AB-Step	AC-Step		
XC886-6FFA 3V3	-	095D1562 _H	0B5D1562 _H		
XC888-6FFA 3V3	-	095D1563 _H	0B5D1563 _H		
XC886CLM-8FFA 5V	-	09900102 _H	0B900102 _H		
XC888CLM-8FFA 5V	-	09900103 _H	0B900103 _H		
XC886LM-8FFA 5V	-	09900122 _H	0B900122 _H		
XC888LM-8FFA 5V	-	09900123 _H	0B900123 _H		
XC886CLM-6FFA 5V	-	09951502 _H	0B951502 _H		
XC888CLM-6FFA 5V	-	09951503 _н	0B951503 _Н		
XC886LM-6FFA 5V	-	09951522 _н	0B951522 _H		
XC888LM-6FFA 5V	-	09951523 _н	0B951523 _Н		
XC886CM-8FFA 5V	-	09980102 _H	0B980102 _H		
XC888CM-8FFA 5V	-	09980103 _H	0B980103 _H		
XC886C-8FFA 5V	-	09980142 _H	0B980142 _H		
XC888C-8FFA 5V	-	09980143 _H	0B980143 _H		
XC886-8FFA 5V	-	09980162 _H	0B980162 _H		
XC888-8FFA 5V	-	09980163 _н	0B980163 _H		
XC886CM-6FFA 5V	-	099D1502 _H	0B9D1502 _H		
XC888CM-6FFA 5V	-	099D1503 _н	0B9D1503 _H		
XC886C-6FFA 5V	-	099D1542 _H	0B9D1542 _H		
XC888C-6FFA 5V	-	099D1543 _H	0B9D1543 _H		
XC886-6FFA 5V	-	099D1562 _H	0B9D1562 _H		
XC888-6FFA 5V	-	099D1563 _H	0B9D1563 _H		
ROM Devices					
XC886CLM-8RFA 3V3	22400502 _H	-	-		
XC888CLM-8RFA 3V3	22400503 _H	-	-		
XC886LM-8RFA 3V3	22400522 _H	-	-		
XC888LM-8RFA 3V3	22400523 _H	-	-		
XC886CLM-6RFA 3V3	22411502 _H	-	-		
XC888CLM-6RFA 3V3	22411503 _H	-	-		



Electrical Parameters

Table 43Power Supply Current Parameters (Operating Conditions apply;
 V_{DDP} = 3.3V range)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
V_{DDP} = 3.3V Range					
Active Mode	I _{DDP}	25.6	31.0	mA	Flash Device ³⁾
		23.4	28.6	mA	ROM Device ³⁾
Idle Mode	I _{DDP}	19.9	24.7	mA	Flash Device ⁴⁾
		17.5	20.7	mA	ROM Device ⁴⁾
Active Mode with slow-down	I _{DDP}	13.3	16.2	mA	Flash Device ⁵⁾
enabled		11.5	13.7	mA	ROM Device ⁵⁾
Idle Mode with slow-down	I _{DDP}	11.1	14.4	mA	Flash Device ⁶⁾
enabled		9.3	11.4	mA	ROM Device ⁶⁾

1) The typical I_{DDP} values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 3.3 V.

2) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 125 °C and V_{DDP} = 3.6 V).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL_CON to 1001_B), RESET = V_{DDP} , no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} , no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110_B,, RESET = V_{DDP} , no load on ports.



Package and Quality Declaration

5 Package and Quality Declaration

Chapter 5 provides the information of the XC886/888 package and reliability section.

5.1 Package Parameters

Table 1 provides the thermal characteristics of the package used in XC886 and XC888.

Parameter	Symbol		Limit Values		Unit	Notes
			Min.	Max.		
PG-TQFP-48 (XC886)	1			1	1	1
Thermal resistance junction case	R _{TJC} C	CC	-	13	K/W	1)2)
Thermal resistance junction lead	R _{TJL} C	CC	-	32.5	K/W	1)2)_
PG-TQFP-64 (XC888)		•				
Thermal resistance junction case	R _{TJC} C	CC	-	12.6	K/W	1)2)
Thermal resistance junction lead	R _{TJL} C	CC	-	33.4	K/W	1)2)
	1				I	

Table 1 Thermal Characteristics of the Packages

1) The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) are to be combined with the thermal resistances between the junction and the case (R_{TJC}) , the junction and the lead (R_{TJL}) given above, in order to calculate the total thermal resistance between the junction and the ambient (R_{TJA}) . The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) . The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation: $T_J = T_A + R_{TJA} \times P_D$, where the R_{TJA} is the total thermal resistance between the junction and the ambient. This total junction ambient resistance R_{TJA} can be obtained from the upper four partial thermal resistances, by

a) simply adding only the two thermal resistances (junction lead and lead ambient), or

b) by taking all four resistances into account, depending on the precision needed.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Package and Quality Declaration

5.2 Package Outline

Figure 48 shows the package outlines of the XC886.



Figure 48 PG-TQFP-48 Package Outline