



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | XC800   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | SSI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 48  |
| Program Memory Size        | 24KB (24K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1.75K x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | PG-TQFP-64  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc888-6ffi-5v-ac">https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc888-6ffi-5v-ac</a> |

---

**Table of Contents**


|          |   |            |
|----------|---|------------|
| 3.6      | Power Supply System with Embedded Voltage Regulator ..... | 68         |
| 3.7      | Reset Control .....                                       | 69         |
| 3.7.1    | Module Reset Behavior .....                               | 71         |
| 3.7.2    | Booting Scheme .....                                      | 71         |
| 3.8      | Clock Generation Unit .....                               | 72         |
| 3.8.1    | Recommended External Oscillator Circuits .....            | 75         |
| 3.8.2    | Clock Management .....                                    | 77         |
| 3.9      | Power Saving Modes .....                                  | 79         |
| 3.10     | Watchdog Timer .....                                      | 80         |
| 3.11     | Multiplication/Division Unit .....                        | 83         |
| 3.12     | CORDIC Coprocessor .....                                  | 84         |
| 3.13     | UART and UART1 .....                                      | 85         |
| 3.13.1   | Baud-Rate Generator .....                                 | 85         |
| 3.13.2   | Baud Rate Generation using Timer 1 .....                  | 88         |
| 3.14     | Normal Divider Mode (8-bit Auto-reload Timer) .....       | 88         |
| 3.15     | LIN Protocol .....  | 89         |
| 3.15.1   | LIN Header Transmission .....                             | 89         |
| 3.16     | High-Speed Synchronous Serial Interface .....             | 91         |
| 3.17     | Timer 0 and Timer 1 .....                                 | 93         |
| 3.18     | Timer 2 and Timer 21 .....                                | 94         |
| 3.19     | Capture/Compare Unit 6 .....                              | 95         |
| 3.20     | Controller Area Network (MultiCAN) .....                  | 97         |
| 3.21     | Analog-to-Digital Converter .....                         | 99         |
| 3.21.1   | ADC Clocking Scheme .....                                 | 99         |
| 3.21.2   | ADC Conversion Sequence .....                             | 101        |
| 3.22     | On-Chip Debug Support .....                               | 102        |
| 3.22.1   | JTAG ID Register .....                                    | 103        |
| 3.23     | Chip Identification Number .....                          | 104        |
| <b>4</b> | <b>Electrical Parameters .....</b>                        | <b>108</b> |
| 4.1      | General Parameters .....                                  | 108        |
| 4.1.1    | Parameter Interpretation .....                            | 108        |
| 4.1.2    | Absolute Maximum Rating .....                             | 109        |
| 4.1.3    | Operating Conditions .....                                | 110        |
| 4.2      | DC Parameters .....                                       | 111        |
| 4.2.1    | Input/Output Characteristics .....                        | 111        |
| 4.2.2    | Supply Threshold Characteristics .....                    | 115        |
| 4.2.3    | ADC Characteristics .....                                 | 116        |
| 4.2.3.1  | ADC Conversion Timing .....                               | 119        |
| 4.2.4    | Power Supply Current .....                                | 120        |
| 4.3      | AC Parameters .....                                       | 124        |
| 4.3.1    | Testing Waveforms .....                                   | 124        |
| 4.3.2    | Output Rise/Fall Times .....                              | 125        |

## 1 Summary of Features

The XC886/888 has the following features:

- High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- On-chip memory
  - 12 Kbytes of Boot ROM
  - 256 bytes of RAM
  - 1.5 Kbytes of XRAM
  - 24/32 Kbytes of Flash; or  
24/32 Kbytes of ROM, with additional 4 Kbytes of Flash  
(includes memory protection strategy)
- I/O port supply at 3.3 V or 5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(more features on next page)



**Figure 1 XC886/888 Functional Units**

---

**Summary of Features****Table 2 Device Profile (cont'd)**

| Sales Type               | Device Type | Program Memory (Kbytes) | Power Supply (V) | Temp-erature (°C) | Quality Profile |
|--------------------------|-------------|-------------------------|------------------|-------------------|-----------------|
| SAK-XC886*/888*-8FFA 3V3 | Flash       | 32                      | 3.3              | -40 to 125        | Automotive      |
| SAK-XC886*/888*-6FFA 3V3 | Flash       | 24                      | 3.3              | -40 to 125        | Automotive      |
| SAF-XC886*/888*-8FFA 3V3 | Flash       | 32                      | 3.3              | -40 to 85         | Automotive      |
| SAF-XC886*/888*-6FFA 3V3 | Flash       | 24                      | 3.3              | -40 to 85         | Automotive      |
| SAF-XC886*/888*-8FFI 3V3 | Flash       | 32                      | 3.3              | -40 to 85         | Industrial      |
| SAF-XC886*/888*-6FFI 3V3 | Flash       | 24                      | 3.3              | -40 to 85         | Industrial      |

*Note: The asterisk (\*) above denotes the device configuration letters from [Table 1](#). Corresponding ROM derivatives will be available on request.*

*Note: For variants with LIN BSL support, only LIN BSL is available regardless of the availability of the CAN module.*

As this document refers to all the derivatives, some description may not apply to a specific product. For simplicity, all versions are referred to by the term XC886/888 throughout this document.

### Ordering Information

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- The package and the type of delivery

For the available ordering codes for the XC886/888, please refer to your responsible sales representative or your local distributor.

*Note: The ordering codes for the Mask-ROM versions are defined for each product after verification of the respective ROM code.*

**General Device Information**
**Table 3 Pin Definitions and Functions (cont'd)**

| <b>Symbol</b> | <b>Pin Number<br/>(TQFP-48/64)</b> | <b>Type</b> | <b>Reset<br/>State</b> | <b>Function</b>                                     |  |
|---------------|------------------------------------|-------------|------------------------|---|--|
| P0.4          | 1/64                               |             | Hi-Z                   | MTSR_1<br>CC62_1<br>TXD1_0                          | SSC Master Transmit Output/<br>Slave Receive Input<br>Input/Output of<br>Capture/Compare channel 2<br>UART1 Transmit Data<br>Output/Clock Output   |
| P0.5          | 2/1                                |             | Hi-Z                   | MRST_1<br>EXINT0_0<br>T2EX1_1<br>RXD1_0<br>COUT62_1 | SSC Master Receive Input/Slave<br>Transmit Output<br>External Interrupt Input 0<br>Timer 21 External Trigger Input<br>UART1 Receive Data Input<br>Output of Capture/Compare<br>channel 2 |
| P0.6          | -/2                                |             | PU                     | GPIO  |  |
| P0.7          | 47/62                              |             | PU                     | CLKOUT_1  | Clock Output   |

## General Device Information

**Table 3 Pin Definitions and Functions (cont'd)**

| Symbol | Pin Number<br>(TQFP-48/64) | Type | Reset<br>State | Function   |
|--------|----------------------------|------|----------------|--|
| P3     |                            | I/O  |                | <b>Port 3</b><br>Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, UART1, Timer 21 and MultiCAN.                        |
| P3.0   | 35/43                      |      | Hi-Z           | CCPOS1_2 CCU6 Hall Input 1<br>CC60_0 Input/Output of Capture/Compare channel 0<br>RXDO1_1 UART1 Transmit Data Output   |
| P3.1   | 36/44                      |      | Hi-Z           | CCPOS0_2 CCU6 Hall Input 0<br>CC61_2 Input/Output of Capture/Compare channel 1<br>COUT60_0 Output of Capture/Compare channel 0<br>TXD1_1 UART1 Transmit Data Output/Clock Output |
| P3.2   | 37/49                      |      | Hi-Z           | CCPOS2_2 CCU6 Hall Input 2<br>RXDC1_1 MultiCAN Node 1 Receiver Input<br>RXD1_1 UART1 Receive Data Input<br>CC61_0 Input/Output of Capture/Compare channel 1                      |
| P3.3   | 38/50                      |      | Hi-Z           | COUT61_0 Output of Capture/Compare channel 1<br>TXDC1_1 MultiCAN Node 1 Transmitter Output   |
| P3.4   | 39/51                      |      | Hi-Z           | CC62_0 Input/Output of Capture/Compare channel 2<br>RXDC0_1 MultiCAN Node 0 Receiver Input<br>T2EX1_0 Timer 21 External Trigger Input  |
| P3.5   | 40/52                      |      | Hi-Z           | COUT62_0 Output of Capture/Compare channel 2<br>EXF21_0 Timer 21 External Flag Output<br>TXDC0_1 MultiCAN Node 0 Transmitter Output  |
| P3.6   | 33/41                      |      | PD             | CTRAP_0 CCU6 Trap Input  |

## General Device Information

**Table 3 Pin Definitions and Functions (cont'd)**

| Symbol    | Pin Number<br>(TQFP-48/64) | Type | Reset<br>State | Function         |  |
|-----------|----------------------------|------|----------------|------------------|--|
| <b>P5</b> |                            | I/O  |                | <b>Port 5</b>    |  |
| P5.0      | -/8                        |      | PU             | EXINT1_1         | External Interrupt Input 1   |
| P5.1      | -/9                        |      | PU             | EXINT2_1         | External Interrupt Input 2   |
| P5.2      | -/12                       |      | PU             | RXD_2            | UART Receive Data Input  |
| P5.3      | -/13                       |      | PU             | TXD_2            | UART Transmit Data Output/Clock Output                                 |
| P5.4      | -/14                       |      | PU             | RXDO_2           | UART Transmit Data Output  |
| P5.5      | -/15                       |      | PU             | TDO_2<br>TXD1_2  | JTAG Serial Data Output<br>UART1 Transmit Data Output/<br>Clock Output |
| P5.6      | -/19                       |      | PU             | TCK_2<br>RXDO1_2 | JTAG Clock Input<br>UART1 Transmit Data Output                         |
| P5.7      | -/20                       |      | PU             | TDI_2<br>RXD1_2  | JTAG Serial Data Input<br>UART1 Receive Data Input                     |

---

## Functional Description

code or data. Therefore, even though the ROM device contains either a 24-Kbyte or 32-Kbyte ROM, the maximum size of code that can be placed in the ROM is the given size less four bytes.

### 3.2.1 Memory Protection Strategy

The XC886/888 memory protection strategy includes:

- Read-out protection: The user is able to protect the contents in the Flash (for Flash devices) and ROM (for ROM devices) memory from being read
  - Flash protection is enabled by programming a valid password (8-bit non-zero value) via BSL mode 6.
  - ROM protection is fixed with the ROM mask and is always enabled.
- Flash program and erase protection: This feature is available only for Flash devices.

#### 3.2.1.1 Flash Memory Protection

As long as a valid password is available, all external access to the device, including the Flash, will be blocked.

For additional security, the Flash hardware protection can be enabled to implement a second layer of read-out protection, as well as to enable program and erase protection.

Flash hardware protection is available only for Flash devices and comes in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected


The selection of each protection mode and the restrictions imposed are summarized in **Table 4**.

**Table 4** Flash Protection Modes

| Flash Protection                       | Without hardware protection             | With hardware protection                     |  |
|--|---|--|--|
| <b>Hardware Protection Mode</b>        | -                                       | 0  | 1  |
| <b>Activation</b>                      | Program a valid password via BSL mode 6 |  |  |
| <b>Selection</b>                       | Bit 4 of password = 0                   | Bit 4 of password = 1<br>MSB of password = 0 | Bit 4 of password = 1<br>MSB of password = 1 |
| <b>P-Flash contents can be read by</b> | Read instructions in any program memory | Read instructions in the P-Flash             | Read instructions in the P-Flash or D-Flash  |
| <b>External access to P-Flash</b>      | Not possible                            | Not possible                                 | Not possible                                 |

## Functional Description

### 3.2.3.1 Password Register

**PASSWD**
**Password Register**
**Reset Value: 07<sub>H</sub>**


| Field            | Bits  | Type | Description  |
|------------------|-------|------|--|
| <b>MODE</b>      | [1:0] | rw   | <p><b>Bit Protection Scheme Control Bits</b></p> <p>00 Scheme disabled - direct access to the protected bits is allowed.</p> <p>11 Scheme enabled - the bit field PASS has to be written with the passwords to open and close the access to protected bits. (default)</p> <p>Others:Scheme Enabled.</p> <p>These two bits cannot be written directly. To change the value between 11<sub>B</sub> and 00<sub>B</sub>, the bit field PASS must be written with 11000<sub>B</sub>; only then, will the MODE[1:0] be registered.</p> |
| <b>PROTECT_S</b> | 2     | rh   | <p><b>Bit Protection Signal Status Bit</b></p> <p>This bit shows the status of the protection.</p> <p>0 Software is able to write to all protected bits.</p> <p>1 Software is unable to write to any protected bits.</p>   |
| <b>PASS</b>      | [7:3] | wh   | <p><b>Password Bits</b></p> <p>The Bit Protection Scheme only recognizes three patterns.</p> <p>11000<sub>B</sub> Enables writing of the bit field MODE.</p> <p>10011<sub>B</sub> Opens access to writing of all protected bits.</p> <p>10101<sub>B</sub> Closes access to writing of all protected bits</p>   |

## Functional Description

**Table 11 ADC Register Overview (cont'd)**

| Addr             | Register Name  | Bit       | 7          | 6          | 5       | 4  | 3      | 2       | 1 | 0 |  |  |  |
|------------------|--|-----------|------------|------------|---------|----|--------|---------|---|---|--|--|--|
| CD <sub>H</sub>  | <b>ADC_LCBR</b> Reset: B7 <sub>H</sub><br>Limit Check Boundary Register      | Bit Field | BOUND1     |            |         |    | BOUND0 |         |   |   |  |  |  |
|                  |  | Type      | rw         |            |         |    | rw     |         |   |   |  |  |  |
| CE <sub>H</sub>  | <b>ADC_INPCR0</b> Reset: 00 <sub>H</sub><br>Input Class 0 Register           | Bit Field | STC        |            |         |    | rw     |         |   |   |  |  |  |
|                  |  | Type      | rw         |            |         |    | rw     |         |   |   |  |  |  |
| CF <sub>H</sub>  | <b>ADC_ETRCR</b> Reset: 00 <sub>H</sub><br>External Trigger Control Register | Bit Field | SYNE<br>N1 | SYNE<br>N0 | ETRSEL1 |    |        | ETRSEL0 |   |   |  |  |  |
|                  |  | Type      | rw         | rw         | rw      |    |        | rw      |   |   |  |  |  |
| RMAP = 0, PAGE 1 |  |           |            |            |         |    |        |         |   |   |  |  |  |
| CA <sub>H</sub>  | <b>ADC_CHCTR0</b> Reset: 00 <sub>H</sub><br>Channel Control Register 0       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| CB <sub>H</sub>  | <b>ADC_CHCTR1</b> Reset: 00 <sub>H</sub><br>Channel Control Register 1       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| CC <sub>H</sub>  | <b>ADC_CHCTR2</b> Reset: 00 <sub>H</sub><br>Channel Control Register 2       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| CD <sub>H</sub>  | <b>ADC_CHCTR3</b> Reset: 00 <sub>H</sub><br>Channel Control Register 3       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| CE <sub>H</sub>  | <b>ADC_CHCTR4</b> Reset: 00 <sub>H</sub><br>Channel Control Register 4       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| CF <sub>H</sub>  | <b>ADC_CHCTR5</b> Reset: 00 <sub>H</sub><br>Channel Control Register 5       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| D2 <sub>H</sub>  | <b>ADC_CHCTR6</b> Reset: 00 <sub>H</sub><br>Channel Control Register 6       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| D3 <sub>H</sub>  | <b>ADC_CHCTR7</b> Reset: 00 <sub>H</sub><br>Channel Control Register 7       | Bit Field | 0          | LCC        |         |    | 0      | RESRSEL |   |   |  |  |  |
|                  |  | Type      | r          | rw         |         |    | r      | rw      |   |   |  |  |  |
| RMAP = 0, PAGE 2 |  |           |            |            |         |    |        |         |   |   |  |  |  |
| CA <sub>H</sub>  | <b>ADC_RESR0L</b> Reset: 00 <sub>H</sub><br>Result Register 0 Low            | Bit Field | RESULT     |            | 0       | VF | DRC    | CHNR    |   |   |  |  |  |
|                  |  | Type      | rh         |            | r       | rh | rh     | rh      |   |   |  |  |  |
| CB <sub>H</sub>  | <b>ADC_RESR0H</b> Reset: 00 <sub>H</sub><br>Result Register 0 High           | Bit Field | RESULT     |            |         |    | rh     |         |   |   |  |  |  |
|                  |  | Type      | rh         |            |         |    | rh     |         |   |   |  |  |  |
| CC <sub>H</sub>  | <b>ADC_RESR1L</b> Reset: 00 <sub>H</sub><br>Result Register 1 Low            | Bit Field | RESULT     |            | 0       | VF | DRC    | CHNR    |   |   |  |  |  |
|                  |  | Type      | rh         |            | r       | rh | rh     | rh      |   |   |  |  |  |
| CD <sub>H</sub>  | <b>ADC_RESR1H</b> Reset: 00 <sub>H</sub><br>Result Register 1 High           | Bit Field | RESULT     |            |         |    | rh     |         |   |   |  |  |  |
|                  |  | Type      | rh         |            |         |    | rh     |         |   |   |  |  |  |
| CE <sub>H</sub>  | <b>ADC_RESR2L</b> Reset: 00 <sub>H</sub><br>Result Register 2 Low            | Bit Field | RESULT     |            | 0       | VF | DRC    | CHNR    |   |   |  |  |  |
|                  |  | Type      | rh         |            | r       | rh | rh     | rh      |   |   |  |  |  |
| CF <sub>H</sub>  | <b>ADC_RESR2H</b> Reset: 00 <sub>H</sub><br>Result Register 2 High           | Bit Field | RESULT     |            |         |    | rh     |         |   |   |  |  |  |
|                  |  | Type      | rh         |            |         |    | rh     |         |   |   |  |  |  |
| D2 <sub>H</sub>  | <b>ADC_RESR3L</b> Reset: 00 <sub>H</sub><br>Result Register 3 Low            | Bit Field | RESULT     |            | 0       | VF | DRC    | CHNR    |   |   |  |  |  |
|                  |  | Type      | rh         |            | r       | rh | rh     | rh      |   |   |  |  |  |

## Functional Description

**Table 11 ADC Register Overview (cont'd)**

| Addr             | Register Name  | Bit       | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |
|------------------|--|-----------|--------|--------|--------|--------|--------|--------|--------|--------|--|--|
| D3H              | <b>ADC_RESR3H</b> Reset: 00H<br>Result Register 3 High           | Bit Field | RESULT |        |        |        |        |        |        |        |  |  |
|                  |  | Type      | rh     |        |        |        |        |        |        |        |  |  |
| RMAP = 0, PAGE 3 |  |           |        |        |        |        |        |        |        |        |  |  |
| CAH              | <b>ADC_RESRA0L</b> Reset: 00H<br>Result Register 0, View A Low   | Bit Field | RESULT |        |        | VF     | DRC    | CHNR   |        |        |  |  |
|                  |  | Type      | rh     |        |        | rh     | rh     | rh     |        |        |  |  |
| CBH              | <b>ADC_RESRA0H</b> Reset: 00H<br>Result Register 0, View A High  | Bit Field | RESULT |        |        |        |        |        |        |        |  |  |
|                  |  | Type      | rh     |        |        |        |        |        |        |        |  |  |
| CCH              | <b>ADC_RESRA1L</b> Reset: 00H<br>Result Register 1, View A Low   | Bit Field | RESULT |        |        | VF     | DRC    | CHNR   |        |        |  |  |
|                  |  | Type      | rh     |        |        | rh     | rh     | rh     |        |        |  |  |
| CDH              | <b>ADC_RESRA1H</b> Reset: 00H<br>Result Register 1, View A High  | Bit Field | RESULT |        |        |        |        |        |        |        |  |  |
|                  |  | Type      | rh     |        |        |        |        |        |        |        |  |  |
| CEH              | <b>ADC_RESRA2L</b> Reset: 00H<br>Result Register 2, View A Low   | Bit Field | RESULT |        |        | VF     | DRC    | CHNR   |        |        |  |  |
|                  |  | Type      | rh     |        |        | rh     | rh     | rh     |        |        |  |  |
| CFH              | <b>ADC_RESRA2H</b> Reset: 00H<br>Result Register 2, View A High  | Bit Field | RESULT |        |        |        |        |        |        |        |  |  |
|                  |  | Type      | rh     |        |        |        |        |        |        |        |  |  |
| D2H              | <b>ADC_RESRA3L</b> Reset: 00H<br>Result Register 3, View A Low   | Bit Field | RESULT |        |        | VF     | DRC    | CHNR   |        |        |  |  |
|                  |  | Type      | rh     |        |        | rh     | rh     | rh     |        |        |  |  |
| D3H              | <b>ADC_RESRA3H</b> Reset: 00H<br>Result Register 3, View A High  | Bit Field | RESULT |        |        |        |        |        |        |        |  |  |
|                  |  | Type      | rh     |        |        |        |        |        |        |        |  |  |
| RMAP = 0, PAGE 4 |  |           |        |        |        |        |        |        |        |        |  |  |
| CAH              | <b>ADC_RCR0</b> Reset: 00H<br>Result Control Register 0          | Bit Field | VFCTR  | WFR    | 0      | IEN    | 0      |        |        | DRCTR  |  |  |
|                  |  | Type      | rw     | rw     | r      | rw     | r      |        |        | rw     |  |  |
| CBH              | <b>ADC_RCR1</b> Reset: 00H<br>Result Control Register 1          | Bit Field | VFCTR  | WFR    | 0      | IEN    | 0      |        |        | DRCTR  |  |  |
|                  |  | Type      | rw     | rw     | r      | rw     | r      |        |        | rw     |  |  |
| CCH              | <b>ADC_RCR2</b> Reset: 00H<br>Result Control Register 2          | Bit Field | VFCTR  | WFR    | 0      | IEN    | 0      |        |        | DRCTR  |  |  |
|                  |  | Type      | rw     | rw     | r      | rw     | r      |        |        | rw     |  |  |
| CDH              | <b>ADC_RCR3</b> Reset: 00H<br>Result Control Register 3          | Bit Field | VFCTR  | WFR    | 0      | IEN    | 0      |        |        | DRCTR  |  |  |
|                  |  | Type      | rw     | rw     | r      | rw     | r      |        |        | rw     |  |  |
| CEH              | <b>ADC_VFCR</b> Reset: 00H<br>Valid Flag Clear Register          | Bit Field | 0      |        |        |        | VFC3   | VFC2   | VFC1   | VFC0   |  |  |
|                  |  | Type      | r      |        |        |        | w      | w      | w      | w      |  |  |
| RMAP = 0, PAGE 5 |  |           |        |        |        |        |        |        |        |        |  |  |
| CAH              | <b>ADC_CHINFR</b> Reset: 00H<br>Channel Interrupt Flag Register  | Bit Field | CHINF7 | CHINF6 | CHINF5 | CHINF4 | CHINF3 | CHINF2 | CHINF1 | CHINF0 |  |  |
|                  |  | Type      | rh     |  |  |
| CBH              | <b>ADC_CHINCR</b> Reset: 00H<br>Channel Interrupt Clear Register | Bit Field | CHINC7 | CHINC6 | CHINC5 | CHINC4 | CHINC3 | CHINC2 | CHINC1 | CHINC0 |  |  |
|                  |  | Type      | w      | w      | w      | w      | w      | w      | w      | w      |  |  |

---

## Functional Description

### 3.5 Parallel Ports

The XC886 has 34 port pins organized into five parallel ports, Port 0 (P0) to Port 4 (P4), while the XC888 has 48 port pins organized into six parallel ports, Port 0 (P0) to Port 5 (P5). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1, P3, P4 and P5 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals, and also analog inputs for the Analog-to-Digital Converter (ADC).

#### Bidirectional Port Features

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

#### Input Port Features

- Configurable input driver
- Configurable pull-up/pull-down devices
- Receive of data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- Analog input for ADC module

## Functional Description

### 3.7 Reset Control


The XC886/888 has five types of reset: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC886/888 is first powered up, the status of certain pins (see [Table 23](#)) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

In order to power up the system properly, the external reset pin  $\overline{\text{RESET}}$  must be asserted until  $V_{DDC}$  reaches  $0.9 * V_{DDC}$ . The delay of external reset can be realized by an external capacitor at  $\overline{\text{RESET}}$  pin. This capacitor value must be selected so that  $V_{\text{RESET}}$  reaches 0.4 V, but not before  $V_{DDC}$  reaches  $0.9 * V_{DDC}$ .

A typical application example is shown in [Figure 22](#). The  $V_{DDP}$  capacitor value is 100 nF while the  $V_{DDC}$  capacitor value is 220 nF. The capacitor connected to  $\overline{\text{RESET}}$  pin is 100 nF.


Typically, the time taken for  $V_{DDC}$  to reach  $0.9 * V_{DDC}$  is less than 50  $\mu$ s once  $V_{DDP}$  reaches 2.3V. Hence, based on the condition that 10% to 90%  $V_{DDP}$  (slew rate) is less than 500  $\mu$ s, the  $\overline{\text{RESET}}$  pin should be held low for 500  $\mu$ s typically. See [Figure 23](#).



**Figure 22** Reset Circuitry

## Functional Description

GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



**Figure 35 ADC Clocking Scheme**

For module clock  $f_{ADC} = 24 \text{ MHz}$ , the analog clock  $f_{ADCI}$  frequency can be selected as shown in [Table 34](#).

**Table 34  $f_{ADCI}$  Frequency Selection**

| Module Clock $f_{ADC}$ | CTC                       | Prescaling Ratio | Analog Clock $f_{ADCI}$ |
|------------------------|---------------------------|------------------|-------------------------|
| 24 MHz                 | 00 <sub>B</sub>           | ÷ 2              | 12 MHz (N.A)            |
|                        | 01 <sub>B</sub>           | ÷ 3              | 8 MHz                   |
|                        | 10 <sub>B</sub>           | ÷ 4              | 6 MHz                   |
|                        | 11 <sub>B</sub> (default) | ÷ 32             | 750 kHz                 |

As  $f_{ADCI}$  cannot exceed 10 MHz, bit field CTC should not be set to 00<sub>B</sub> when  $f_{ADC}$  is 24 MHz. During slow-down mode where  $f_{ADC}$  may be reduced to 12 MHz, 6 MHz etc., CTC can be set to 00<sub>B</sub> as long as the divided analog clock  $f_{ADCI}$  does not exceed 10 MHz.

**Functional Description**
**Table 36 Chip Identification Number (cont'd)**

| Product Variant  | Chip Identification Number |         |         |
|------------------|----------------------------|---------|---------|
|                  | AA-Step                    | AB-Step | AC-Step |
| XC886LM-6RFA 3V3 | 22411522 <sub>H</sub>      | -       | -       |
| XC888LM-6RFA 3V3 | 22411523 <sub>H</sub>      | -       | -       |
| XC886CM-8RFA 3V3 | 22480502 <sub>H</sub>      | -       | -       |
| XC888CM-8RFA 3V3 | 22480503 <sub>H</sub>      | -       | -       |
| XC886C-8RFA 3V3  | 22480542 <sub>H</sub>      | -       | -       |
| XC888C-8RFA 3V3  | 22480543 <sub>H</sub>      | -       | -       |
| XC886-8RFA 3V3   | 22480562 <sub>H</sub>      | -       | -       |
| XC888-8RFA 3V3   | 22480563 <sub>H</sub>      | -       | -       |
| XC886CM-6RFA 3V3 | 22491502 <sub>H</sub>      | -       | -       |
| XC888CM-6RFA 3V3 | 22491503 <sub>H</sub>      | -       | -       |
| XC886C-6RFA 3V3  | 22491542 <sub>H</sub>      | -       | -       |
| XC888C-6RFA 3V3  | 22491543 <sub>H</sub>      | -       | -       |
| XC886-6RFA 3V3   | 22491562 <sub>H</sub>      | -       | -       |
| XC888-6RFA 3V3   | 22491563 <sub>H</sub>      | -       | -       |
| XC886CLM-8RFA 5V | 22800502 <sub>H</sub>      | -       | -       |
| XC888CLM-8RFA 5V | 22800503 <sub>H</sub>      | -       | -       |
| XC886LM-8RFA 5V  | 22800522 <sub>H</sub>      | -       | -       |
| XC888LM-8RFA 5V  | 22800523 <sub>H</sub>      | -       | -       |
| XC886CLM-6RFA 5V | 22811502 <sub>H</sub>      | -       | -       |
| XC888CLM-6RFA 5V | 22811503 <sub>H</sub>      | -       | -       |
| XC886LM-6RFA 5V  | 22811522 <sub>H</sub>      | -       | -       |
| XC888LM-6RFA 5V  | 22811523 <sub>H</sub>      | -       | -       |
| XC886CM-8RFA 5V  | 22880502 <sub>H</sub>      | -       | -       |
| XC888CM-8RFA 5V  | 22880503 <sub>H</sub>      | -       | -       |
| XC886C-8RFA 5V   | 22880542 <sub>H</sub>      | -       | -       |
| XC888C-8RFA 5V   | 22880543 <sub>H</sub>      | -       | -       |
| XC886-8RFA 5V    | 22880562 <sub>H</sub>      | -       | -       |
| XC888-8RFA 5V    | 22880563 <sub>H</sub>      | -       | -       |
| XC886CM-6RFA 5V  | 22891502 <sub>H</sub>      | -       | -       |

## Electrical Parameters

### 4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins ( $V_{SS}$ ) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

**Table 40 ADC Characteristics (Operating Conditions apply;  $V_{DDP} = 5V$  Range)**

| Parameter  | Symbol             | Limit Values |                                     |           | Unit                 | Test Conditions/<br>Remarks  |  |
|--|--------------------|--------------|-------------------------------------|-----------|----------------------|--|--|
|  |                    | min.         | typ .                               | max.      |                      |  |  |
| Analog reference voltage                           | $V_{AREF}$         | SR           | $V_{AGND} + 1$                      | $V_{DDP}$ | $V_{DDP} + 0.05$     | V  | <sup>1)</sup>                            |
| Analog reference ground                            | $V_{AGND}$         | SR           | $V_{SS} - 0.05$                     | $V_{SS}$  | $V_{AREF} - 1$       | V  | <sup>1)</sup>                            |
| Analog input voltage range                         | $V_{AIN}$          | SR           | $V_{AGND}$                          | –         | $V_{AREF}$           | V  |  |
| ADC clocks   | $f_{ADC}$          | –            | 24                                  | 25.8      | MHz                  | module clock <sup>1)</sup>   |  |
|  | $f_{ADCI}$         | –            | –                                   | 10        | MHz                  | internal analog clock <sup>1)</sup><br>See <a href="#">Figure 35</a> |  |
| Sample time  | $t_s$              | CC           | $(2 + INPCR0.STC) \times t_{ADCI}$  |           |                      | μs   | <sup>1)</sup>                            |
| Conversion time                                    | $t_c$              | CC           | See <a href="#">Section 4.2.3.1</a> |           |                      | μs   | <sup>1)</sup>                            |
| Total unadjusted error                             | TUE                | CC           | –                                   | –         | 1                    | LSB  | 8-bit conversion <sup>2)</sup>           |
|  |                    |              | –                                   | –         | 2                    | LSB  | 10-bit conversion <sup>2)</sup>          |
| Differential Nonlinearity                          | EA <sub>DNL</sub>  | CC           | –                                   | 1         | –                    | LSB  | 10-bit conversion <sup>1)</sup>          |
| Integral Nonlinearity                              | EA <sub>INL</sub>  | CC           | –                                   | 1         | –                    | LSB  | 10-bit conversion <sup>1)</sup>          |
| Offset   | EA <sub>OFF</sub>  | CC           | –                                   | 1         | –                    | LSB  | 10-bit conversion <sup>1)</sup>          |
| Gain   | EA <sub>GAIN</sub> | CC           | –                                   | 1         | –                    | LSB  | 10-bit conversion <sup>1)</sup>          |
| Overload current coupling factor for analog inputs | $K_{OVA}$          | CC           | –                                   | –         | $1.0 \times 10^{-4}$ | –  | $I_{OV} > 0$ <sup>1)</sup> <sup>3)</sup> |
|  |                    |              | –                                   | –         | $1.5 \times 10^{-3}$ | –  | $I_{OV} < 0$ <sup>1)</sup> <sup>3)</sup> |

## Electrical Parameters




Figure 39 ADC Input Circuits

## Electrical Parameters

**Table 43 Power Supply Current Parameters (Operating Conditions apply;  
 $V_{DDP} = 3.3V$  range)**

| Parameter                                | Symbol    | Limit Values       |                    | Unit | Test Condition             |
|--|-----------|--------------------|--------------------|------|----------------------------|
|  |           | typ. <sup>1)</sup> | max. <sup>2)</sup> |      |                            |
| <b><math>V_{DDP} = 3.3V</math> Range</b> |           |                    |                    |      |                            |
| Active Mode                              | $I_{DDP}$ | 25.6               | 31.0               | mA   | Flash Device <sup>3)</sup> |
|  |           | 23.4               | 28.6               | mA   | ROM Device <sup>3)</sup>   |
| Idle Mode                                | $I_{DDP}$ | 19.9               | 24.7               | mA   | Flash Device <sup>4)</sup> |
|  |           | 17.5               | 20.7               | mA   | ROM Device <sup>4)</sup>   |
| Active Mode with slow-down enabled       | $I_{DDP}$ | 13.3               | 16.2               | mA   | Flash Device <sup>5)</sup> |
|  |           | 11.5               | 13.7               | mA   | ROM Device <sup>5)</sup>   |
| Idle Mode with slow-down enabled         | $I_{DDP}$ | 11.1               | 14.4               | mA   | Flash Device <sup>6)</sup> |
|  |           | 9.3                | 11.4               | mA   | ROM Device <sup>6)</sup>   |

1) The typical  $I_{DDP}$  values are periodically measured at  $T_A = + 25^\circ\text{C}$  and  $V_{DDP} = 3.3 \text{ V}$ .

2) The maximum  $I_{DDP}$  values are measured under worst case conditions ( $T_A = + 125^\circ\text{C}$  and  $V_{DDP} = 3.6 \text{ V}$ ).

3)  $I_{DDP}$  (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL\_CON to 1001<sub>B</sub>), RESET =  $V_{DDP}$ , no load on ports.

4)  $I_{DDP}$  (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

5)  $I_{DDP}$  (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

6)  $I_{DDP}$  (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>,, RESET =  $V_{DDP}$ , no load on ports.

## Electrical Parameters

### 4.3.5 External Clock Drive XTAL1

**Table 48** shows the parameters that define the external clock supply for XC886/888. These timing parameters are based on the direct XTAL1 drive of clock input signals. They are not applicable if an external crystal or ceramic resonator is considered.


**Table 48 External Clock Drive Characteristics (Operating Conditions apply)**

| Parameter         | Symbol    | Limit Values |      | Unit | Test Conditions |
|-------------------|-----------|--------------|------|------|-----------------|
|                   |           | Min.         | Max. |      |                 |
| Oscillator period | $t_{osc}$ | SR           | 83.3 | 250  | ns              |
| High time         | $t_1$     | SR           | 25   | -    | ns              |
| Low time          | $t_2$     | SR           | 25   | -    | ns              |
| Rise time         | $t_3$     | SR           | -    | 20   | ns              |
| Fall time         | $t_4$     | SR           | -    | 20   | ns              |

1) The clock input signals with 45-55% duty cycle are used.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.


3) The clock input signal must reach the defined levels  $V_{ILX}$  and  $V_{IHX}$ .



**Figure 45 External Clock Drive XTAL1**

## Package and Quality Declaration

**Figure 49** shows the package outlines of the XC888.



**Figure 49** PG-TQFP-64 Package Outline

[www.infineon.com](http://www.infineon.com)