



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	48
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-TQFP-64
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc888cm-6ffi-5v-ac

Table of Contents

3.6	Power Supply System with Embedded Voltage Regulator	68
3.7	Reset Control	69
3.7.1	Module Reset Behavior	71
3.7.2	Booting Scheme	71
3.8	Clock Generation Unit	72
3.8.1	Recommended External Oscillator Circuits	75
3.8.2	Clock Management	77
3.9	Power Saving Modes	79
3.10	Watchdog Timer	80
3.11	Multiplication/Division Unit	83
3.12	CORDIC Coprocessor	84
3.13	UART and UART1	85
3.13.1	Baud-Rate Generator	85
3.13.2	Baud Rate Generation using Timer 1	88
3.14	Normal Divider Mode (8-bit Auto-reload Timer)	88
3.15	LIN Protocol	89
3.15.1	LIN Header Transmission	89
3.16	High-Speed Synchronous Serial Interface	91
3.17	Timer 0 and Timer 1	93
3.18	Timer 2 and Timer 21	94
3.19	Capture/Compare Unit 6	95
3.20	Controller Area Network (MultiCAN)	97
3.21	Analog-to-Digital Converter	99
3.21.1	ADC Clocking Scheme	99
3.21.2	ADC Conversion Sequence	101
3.22	On-Chip Debug Support	102
3.22.1	JTAG ID Register	103
3.23	Chip Identification Number	104
4	Electrical Parameters	108
4.1	General Parameters	108
4.1.1	Parameter Interpretation	108
4.1.2	Absolute Maximum Rating	109
4.1.3	Operating Conditions	110
4.2	DC Parameters	111
4.2.1	Input/Output Characteristics	111
4.2.2	Supply Threshold Characteristics	115
4.2.3	ADC Characteristics	116
4.2.3.1	ADC Conversion Timing	119
4.2.4	Power Supply Current	120
4.3	AC Parameters	124
4.3.1	Testing Waveforms	124
4.3.2	Output Rise/Fall Times	125

General Device Information

2 General Device Information

Chapter 2 contains the block diagram, pin configurations, definitions and functions of the XC886/888.

2.1 Block Diagram

The block diagram of the XC886/888 is shown in [Figure 2](#).




Figure 2 XC886/888 Block Diagram

General Device Information
Table 3 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function	
P0.4	1/64		Hi-Z	MTSR_1 CC62_1 TXD1_0	SSC Master Transmit Output/ Slave Receive Input Input/Output of Capture/Compare channel 2 UART1 Transmit Data Output/Clock Output
P0.5	2/1		Hi-Z	MRST_1 EXINT0_0 T2EX1_1 RXD1_0 COUT62_1	SSC Master Receive Input/Slave Transmit Output External Interrupt Input 0 Timer 21 External Trigger Input UART1 Receive Data Input Output of Capture/Compare channel 2
P0.6	-/2		PU	GPIO	
P0.7	47/62		PU	CLKOUT_1	Clock Output

General Device Information
Table 3 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function	
P1.6	8/10		PU	CCPOS1_1 T12HR_0 EXINT6_0 RXDC0_2 T21_1	CCU6 Hall Input 1 CCU6 Timer 12 Hardware Run Input External Interrupt Input 6 MultiCAN Node 0 Receiver Input Timer 21 Input
P1.7	9/11		PU	CCPOS2_1 T13HR_0 T2_1 TXDC0_2	CCU6 Hall Input 2 CCU6 Timer 13 Hardware Run Input Timer 2 Input MultiCAN Node 0 Transmitter Output

P1.5 and P1.6 can be used as a software chip select output for the SSC.

General Device Information

Table 3 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function	
P2		I		Port 2	
				Port 2 is an 8-bit general purpose input-only port. It can be used as alternate functions for the digital inputs of the JTAG and CCU6. It is also used as the analog inputs for the ADC.	
P2.0	14/22		Hi-Z	CCPOS0_0 EXINT1_0 T12HR_2 TCK_1 CC61_3 AN0	CCU6 Hall Input 0 External Interrupt Input 1 CCU6 Timer 12 Hardware Run Input JTAG Clock Input Input of Capture/Compare channel 1 Analog Input 0
P2.1	15/23		Hi-Z	CCPOS1_0 EXINT2_0 T13HR_2 TDI_1 CC62_3 AN1	CCU6 Hall Input 1 External Interrupt Input 2 CCU6 Timer 13 Hardware Run Input JTAG Serial Data Input Input of Capture/Compare channel 2 Analog Input 1
P2.2	16/24		Hi-Z	CCPOS2_0 CTRAP_1 CC60_3 AN2	CCU6 Hall Input 2 CCU6 Trap Input Input of Capture/Compare channel 0 Analog Input 2
P2.3	19/27		Hi-Z	AN3	Analog Input 3
P2.4	20/28		Hi-Z	AN4	Analog Input 4
P2.5	21/29		Hi-Z	AN5	Analog Input 5
P2.6	22/30		Hi-Z	AN6	Analog Input 6
P2.7	25/33		Hi-Z	AN7	Analog Input 7

General Device Information

Table 3 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function
P3		I/O		Port 3 Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, UART1, Timer 21 and MultiCAN.
P3.0	35/43		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/Compare channel 0 RXDO1_1 UART1 Transmit Data Output
P3.1	36/44		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/Compare channel 1 COUT60_0 Output of Capture/Compare channel 0 TXD1_1 UART1 Transmit Data Output/Clock Output
P3.2	37/49		Hi-Z	CCPOS2_2 CCU6 Hall Input 2 RXDC1_1 MultiCAN Node 1 Receiver Input RXD1_1 UART1 Receive Data Input CC61_0 Input/Output of Capture/Compare channel 1
P3.3	38/50		Hi-Z	COUT61_0 Output of Capture/Compare channel 1 TXDC1_1 MultiCAN Node 1 Transmitter Output
P3.4	39/51		Hi-Z	CC62_0 Input/Output of Capture/Compare channel 2 RXDC0_1 MultiCAN Node 0 Receiver Input T2EX1_0 Timer 21 External Trigger Input
P3.5	40/52		Hi-Z	COUT62_0 Output of Capture/Compare channel 2 EXF21_0 Timer 21 External Flag Output TXDC0_1 MultiCAN Node 0 Transmitter Output
P3.6	33/41		PD	CTRAP_0 CCU6 Trap Input

General Device Information

Table 3 Pin Definitions and Functions (cont'd)


Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function
V_{DDP}	7, 17, 43/ 7, 25, 55	—	—	I/O Port Supply (3.3 or 5.0 V) Also used by EVR and analog modules. All pins must be connected.
V_{SSP}	18, 42/26, 54	—	—	I/O Port Ground All pins must be connected.
V_{DDC}	6/6	—	—	Core Supply Monitor (2.5 V)
V_{SSC}	5/5	—	—	Core Supply Ground
V_{AREF}	24/32	—	—	ADC Reference Voltage
V_{AGND}	23/31	—	—	ADC Reference Ground
XTAL1	4/4	I	Hi-Z	External Oscillator Input (backup for on-chip OSC, normally NC)
XTAL2	3/3	O	Hi-Z	External Oscillator Output (backup for on-chip OSC, normally NC)
TMS	10/16	I	PD	Test Mode Select
RESET	41/53	I	PU	Reset Input
MBC¹⁾	44/58	I	PU	Monitor & BootStrap Loader Control
NC	—/56, 57	—	—	No Connection

1) An external pull-up device in the range of 4.7 kΩ to 100 kΩ. is required to enter user mode. Alternatively MBC can be tied to high if alternate functions (for debugging) of the pin are not utilized.

Functional Description

The page register has the following definition:

MOD_PAGE
Page Register for module MOD

 Reset Value: 00_H


Field	Bits	Type	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 _B , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 _B , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored. 00 ST0 is selected. 01 ST1 is selected. 10 ST2 is selected. 11 ST3 is selected.

Functional Description

3.2.4.8 Timer 2 Registers

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 12 T2 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0										
C0H	T2_T2CON Reset: 00H Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN2	TR2	C/T2	CP/RL2
		Type	rwh	rwh	r		rw	rwh	rw	rw
C1H	T2_T2MOD Reset: 00H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN	T2PRE			DCEN
		Type	rw	rw	rw	rw	rw	rw	rw	rw
C2H	T2_RC2L Reset: 00H Timer 2 Reload/Capture Register Low	Bit Field	RC2							
		Type	rwh							
C3H	T2_RC2H Reset: 00H Timer 2 Reload/Capture Register High	Bit Field	RC2							
		Type	rwh							
C4H	T2_T2L Reset: 00H Timer 2 Register Low	Bit Field	THL2							
		Type	rwh							
C5H	T2_T2H Reset: 00H Timer 2 Register High	Bit Field	THL2							
		Type	rwh							

3.2.4.9 Timer 21 Registers

The Timer 21 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 13 T21 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 1										
C0H	T21_T2CON Reset: 00H Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN2	TR2	C/T2	CP/RL2
		Type	rwh	rwh	r		rw	rwh	rw	rw
C1H	T21_T2MOD Reset: 00H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN	T2PRE			DCEN
		Type	rw	rw	rw	rw	rw	rw	rw	rw
C2H	T21_RC2L Reset: 00H Timer 2 Reload/Capture Register Low	Bit Field	RC2							
		Type	rwh							
C3H	T21_RC2H Reset: 00H Timer 2 Reload/Capture Register High	Bit Field	RC2							
		Type	rwh							
C4H	T21_T2L Reset: 00H Timer 2 Register Low	Bit Field	THL2							
		Type	rwh							

Functional Description






Figure 14 Interrupt Request Sources (Part 1)

Functional Description


Figure 16 Interrupt Request Sources (Part 3)

Functional Description


Figure 18 Interrupt Request Sources (Part 5)

3.4.3 Interrupt Priority

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in [Table 21](#).

Table 21 Priority Structure within Interrupt Level

Source	Level
Non-Maskable Interrupt (NMI)	(highest)
External Interrupt 0	1
Timer 0 Interrupt	2
External Interrupt 1	3
Timer 1 Interrupt	4
UART Interrupt	5
Timer 2, UART Normal Divider Overflow, MultiCAN, LIN Interrupt	6
ADC, MultiCAN Interrupt	7
SSC Interrupt	8
External Interrupt 2, Timer 21, UART1, UART1 Normal Divider Overflow, MDU, CORDIC Interrupt	9
External Interrupt [6:3], MultiCAN Interrupt	10
CCU6 Interrupt Node Pointer 0, MultiCAN interrupt	11
CCU6 Interrupt Node Pointer 1, MultiCAN Interrupt	12
CCU6 Interrupt Node Pointer 2, MultiCAN Interrupt	13
CCU6 Interrupt Node Pointer 3, MultiCAN Interrupt	14

Functional Description

Figure 19 shows the structure of a bidirectional port pin.




Figure 19 General Structure of Bidirectional Port

Functional Description

3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC886/888 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC886/888 will be aborted in a user-specified time period.

In debug mode, the WDT is default suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

Features

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of $f_{PCLK}/2$ or $f_{PCLK}/128$
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of $f_{PCLK}/2$ or $f_{PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access.

Figure 28 shows the block diagram of the WDT unit.




Figure 28 WDT Block Diagram

Functional Description

If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert FNMIWDT) and the reset prewarning is entered. The prewarning period lasts for 30_H count, after which the system is reset (assert WDTRST).

The WDT has a “programmable window boundary” which disallows any refresh during the WDT’s count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from 0000_H to the value obtained from the concatenation of WDTWINB and 00_H .

After being serviced, the WDT continues counting up from the value ($<\text{WDTREL}> * 2^8$). The time period for an overflow of the WDT is programmable in two ways:

- The input frequency to the WDT can be selected to be either $f_{\text{PCLK}}/2$ or $f_{\text{PCLK}}/128$
- The reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period, P_{WDT} , between servicing the WDT and the next overflow can be determined by the following formula:

$$P_{\text{WDT}} = \frac{2^{(1 + \text{WDTIN} \times 6)} \times (2^{16} - \text{WDTREL} \times 2^8)}{f_{\text{PCLK}}} \quad (3.4)$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period P_{WDT} between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see [Figure 29](#). This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB cannot be smaller than WDTREL.

Functional Description

3.11 Multiplication/Division Unit

The Multiplication/Division Unit (MDU) provides fast 16-bit multiplication, 16-bit and 32-bit division as well as shift and normalize features. It has been integrated to support the XC886/888 Core in real-time control applications, which require fast mathematical computations.

Features

- Fast signed/unsigned 16-bit multiplication
- Fast signed/unsigned 32-bit divide by 16-bit and 16-bit divide by 16-bit operations
- 32-bit unsigned normalize operation
- 32-bit arithmetic/logical shift operations

Table 28 specifies the number of clock cycles used for calculation in various operations.

Table 28 MDU Operation Characteristics

Operation	Result	Remainder	No. of Clock Cycles used for calculation
Signed 32-bit/16-bit	32-bit	16-bit	33
Signed 16-bit/16bit	16-bit	16-bit	17
Signed 16-bit x 16-bit	32-bit	-	16
Unsigned 32-bit/16-bit	32-bit	16-bit	32
Unsigned 16-bit/16-bit	16-bit	16-bit	16
Unsigned 16-bit x 16-bit	32-bit	-	16
32-bit normalize	-	-	No. of shifts + 1 (Max. 32)
32-bit shift L/R	-	-	No. of shifts + 1 (Max. 32)

Functional Description

- Interrupt enabling and corresponding flag

3.13 UART and UART1

The XC886/888 provides two Universal Asynchronous Receiver/Transmitter (UART and UART1) modules for full-duplex asynchronous reception/transmission. Both are also receive-buffered, i.e., they can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

Features

- Full-duplex asynchronous modes
 - 8-bit or 9-bit data frames, LSB first
 - Fixed or variable baud rate
- Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception

The UART modules can operate in the four modes shown in [Table 29](#).

Table 29 UART Modes

Operating Mode	Baud Rate
Mode 0: 8-bit shift register	$f_{\text{PCLK}}/2$
Mode 1: 8-bit shift UART	Variable
Mode 2: 9-bit shift UART	$f_{\text{PCLK}}/32$ or $f_{\text{PCLK}}/64^1)$
Mode 3: 9-bit shift UART	Variable

1) For UART1 module, the baud rate is fixed at $f_{\text{PCLK}}/64$.

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating. In mode 0, the baud rate for the transfer is fixed at $f_{\text{PCLK}}/2$. In mode 2, the baud rate is generated internally based on the UART input clock and can be configured to either $f_{\text{PCLK}}/32$ or $f_{\text{PCLK}}/64$. For UART1 module, only $f_{\text{PCLK}}/64$ is available. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator. For UART module, the variable baud rate alternatively can be set by the overflow rate on Timer 1.

3.13.1 Baud-Rate Generator

Both UART modules have their own dedicated baud-rate generator, which is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and

Electrical Parameters

Table 40 ADC Characteristics (Operating Conditions apply; $V_{DDP} = 5V$ Range)

Parameter	Symbol	Limit Values			Unit	Test Conditions/ Remarks
		min.	typ .	max.		
Overload current coupling factor for digital I/O pins	K_{OVD}	CC	–	–	5.0×10^{-3}	– $I_{OV} > 0$ ¹⁾³⁾
			–	–	1.0×10^{-2}	– $I_{OV} < 0$ ¹⁾³⁾
Switched capacitance at the reference voltage input	C_{AREFSW}	CC	–	10	20	pF ¹⁾⁴⁾
Switched capacitance at the analog voltage inputs	C_{AINSW}	CC	–	5	7	pF ¹⁾⁵⁾
Input resistance of the reference input	R_{AREF}	CC	–	1	2	kΩ ¹⁾
Input resistance of the selected analog channel	R_{AIN}	CC	–	1	1.5	kΩ ¹⁾

1) Not subjected to production test, verified by design/characterization

2) TUE is tested at $V_{AREF} = 5.0$ V, $V_{AGND} = 0$ V, $V_{DDP} = 5.0$ V.

3) An overload current (I_{OV}) through a pin injects a certain error current (I_{INJ}) into the adjacent pins. This error current adds to the respective pin's leakage current (I_{OZ}). The amount of error current depends on the overload current and is defined by the overload coupling factor K_{OV} . The polarity of the injected error current is inverse compared to the polarity of the overload current that produces it. The total current through a pin is $|I_{TOT}| = |I_{OZ}| + (|I_{OVL}| \times K_{OV})$. The additional error current may distort the input voltage on analog inputs.

4) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.

5) The sampling capacity of the conversion C-Network is pre-charged to $V_{AREF}/2$ before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than $V_{AREF}/2$.

Electrical Parameters

4.3.2 Output Rise/Fall Times

Table 45 provides the characteristics of the output rise/fall times in the XC886/888.

Table 45 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
$V_{DDP} = 5V$ Range					
Rise/fall times	t_R, t_F	—	10	ns	20 pF. ¹⁾²⁾³⁾
$V_{DDP} = 3.3V$ Range					
Rise/fall times	t_R, t_F	—	10	ns	20 pF. ¹⁾²⁾⁴⁾

1) Rise/Fall time measurements are taken with 10% - 90% of pad supply.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

3) Additional rise/fall time valid for $C_L = 20\text{pF} - 100\text{pF}$ @ 0.125 ns/pF.

4) Additional rise/fall time valid for $C_L = 20\text{pF} - 100\text{pF}$ @ 0.225 ns/pF.




Figure 43 Rise/Fall Times Parameters