

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Last Time Buy
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	PG-TQFP-48
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc8866ffi5vacfxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **General Device Information**

# 2.2 Logic Symbol

The logic symbols of the XC886/888 are shown in Figure 3.



Figure 3 XC886/888 Logic Symbol



# XC886/888CLM

#### **General Device Information**

#### Reset **Function** Symbol **Pin Number** Type (TQFP-48/64) State **P4** I/O Port 4 Port 4 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, Timer 0, Timer 1, Timer 21 and MultiCAN. RXDC0 3 MultiCAN Node 0 Receiver Input P4.0 Hi-Z 45/59 CC60 1 Output of Capture/Compare channel 0 P4.1 46/60 Hi-Z TXDC0 3 MultiCAN Node 0 Transmitter Output Output of Capture/Compare COUT60 1 channel 0 P4.2 -/61 PU EXINT6 1 External Interrupt Input 6 T21 0 Timer 21 Input P4.3 32/40 Hi-Z EXF21 1 Timer 21 External Flag Output COUT63 2 **Output of Capture/Compare** channel 3 CCPOS0\_3 -/45 Hi-Z CCU6 Hall Input 0 P4.4 Timer 0 Input T0 0 CC61 4 **Output of Capture/Compare** channel 1 CCPOS1 3 CCU6 Hall Input 1 P4.5 -/46 Hi-Z T1 0 Timer 1 Input COUT61 2 Output of Capture/Compare channel 1 P4.6 -/47 Hi-Z CCPOS2 3 CCU6 Hall Input 2 T2 0 Timer 2 Input CC62 2 **Output of Capture/Compare** channel 2 CTRAP 3 CCU6 Trap Input P4.7 -/48 Hi-Z COUT62 2 Output of Capture/Compare channel 2

#### Table 3Pin Definitions and Functions (cont'd)



## Table 10Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
93 <sub>H</sub>	P5_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Alternate Select 1 Register	Туре	rw							
в0 <sub>Н</sub>	P3_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Alternate Select 0 Register	Туре	rw							
B1 <sub>H</sub>	P3_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Alternate Select 1 Register	Туре	rw							
C8 <sub>H</sub>	P4_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Alternate Select 0 Register	Туре	rw							
C9 <sub>H</sub> P4_ALTSEL1 Res	P4_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Alternate Select 1 Register	Туре	rw							
RMAP =	= 0, PAGE 3									
80 <sub>H</sub>	P0_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Open Drain Control Register	Туре	rw							
90 <sub>H</sub>	P1_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Open Drain Control Register	Туре	rw							
92 <sub>H</sub>	P5_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Open Drain Control Register	Туре	rw							
в0 <sub>Н</sub>	P3_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Open Drain Control Register	Туре	rw							
C8 <sub>H</sub>	P4_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
P4 Open Drain	P4 Open Drain Control Register	Туре	rw							

# 3.2.4.7 ADC Registers

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

# Table 11ADC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0			•							
D1 <sub>H</sub> ADC_PAGE Reset: 00 <sub>H</sub>		Bit Field	OP		STNR		0	PAGE		
	Page Register		w w		r		rw			
RMAP =	0, PAGE 0									
CA <sub>H</sub> ADC_GLOBCTR Reset: 30 <sub>H</sub>		Bit Field	ANON	DW	CTC		0			
	Global Control Register	Туре	rw	rw	rw			r		
св <sub>Н</sub>	ADC_GLOBSTR Reset: 00 <sub>H</sub> Global Status Register	Bit Field		0		CHNR		0	SAMP LE	BUSY
		Туре		r	rh			r	rh	rh
CC <sub>H</sub> ADC_PRAR Reset: 00 <sub>H</sub> Priority and Arbitration Register		Bit Field	ASEN 1	ASEN 0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0
		Туре	rw	rw	r	rw	rw	rw	rw	rw



## Table 17CAN Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
DB <sub>H</sub> DATA0 Reset: 00 <sub>H</sub>		Bit Field		CD								
CAN Data Register 0	CAN Data Register 0	Туре		rwh								
dc <sub>H</sub>	DATA1 Reset: 00 <sub>H</sub>	Bit Field	CD									
CAN Data Register 1	Туре	rwh										
dd <sub>H</sub>	DD <sub>H</sub> DATA2 Reset: 00 <sub>H</sub>		CD									
CAN Data Regist	CAN Data Register 2	Туре	rwh									
DE <sub>H</sub> DATA3 CAN Data Reg	DATA3 Reset: 00 <sub>H</sub>	Bit Field	d CD									
	CAN Data Register 3	Туре	rwh									

# 3.2.4.14 OCDS Registers

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

# Table 18 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	- 1	•									
E9 <sub>H</sub>	MMCR2 Reset: 1U <sub>H</sub> Monitor Mode Control 2	Bit Field	STMO DE	EXBC	DSUS P	MBCO N	ALTDI	MMEP	MMOD E	JENA	
	Register	Туре	rw	rw	rw	rwh	rw	rwh	rh	rh	
F <sup>1</sup> H	MMCR Reset: 00 <sub>H</sub> Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	0	MSTE P	MRAM S_P	MRAM S	TRF	RRF	
		Туре	w	rwh	r	rw	w	rwh	rh	rh	
F2 <sub>H</sub>	MMSR Reset: 00 <sub>H</sub> Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F	
		Туре	rw	rwh	rwh	rwh	rwh	rwh	rwh	rwh	
F3 <sub>H</sub> MMBPCR Reset: 00 <sub>H</sub> Breakpoints Control Register		Bit Field	SWBC	WBC HWB3C		HWB2C		HWB1 C	HWB0C		
		Туре	rw	r	N	rw		rw	rw		
F4 <sub>H</sub>	4 <sub>H</sub> MMICR Reset: 00 <sub>H</sub> Monitor Mode Interrupt Control	Bit Field	DVEC T	DRET R	COMR ST	MSTS EL	MMUI E_P	MMUI E	RRIE_ P	RRIE	
	Register	Туре	rwh	rwh	rwh	rh	w	rw	w	rw	
F5 <sub>H</sub>	MMDR Reset: 00 <sub>H</sub>	Bit Field	MMRR								
	Monitor Mode Data Transfer Register Receive	Туре	rh								
F6 <sub>H</sub>	HWBPSR Reset: 00 <sub>H</sub> Hardware Breakpoints Select	Bit Field		0		BPSEL _P		BP	SEL		
	Register	Туре		r		w		n	N		
F7 <sub>H</sub>	HWBPDR Reset: 00 <sub>H</sub>	Bit Field				HW	3Pxx				
	Hardware Breakpoints Data Register	Туре	rw								
EB <sub>H</sub>	MMWR1 Reset: 00 <sub>H</sub>	Bit Field				MM	NR1				
	Monitor Work Register 1					r	N				



# 3.4.3 Interrupt Priority

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in **Table 21**.

Source	Level
Non-Maskable Interrupt (NMI)	(highest)
External Interrupt 0	1
Timer 0 Interrupt	2
External Interrupt 1	3
Timer 1 Interrupt	4
UART Interrupt	5
Timer 2,UART Normal Divider Overflow, MultiCAN, LIN Interrupt	6
ADC, MultiCAN Interrupt	7
SSC Interrupt	8
External Interrupt 2, Timer 21, UART1, UART1 Normal Divider Overflow, MDU, CORDIC Interrupt	9
External Interrupt [6:3], MultiCAN Interrupt	10
CCU6 Interrupt Node Pointer 0, MultiCAN interrupt	11
CCU6 Interrupt Node Pointer 1, MultiCAN Interrupt	12
CCU6 Interrupt Node Pointer 2, MultiCAN Interrupt	13
CCU6 Interrupt Node Pointer 3, MultiCAN Interrupt	14

#### Table 21 Priority Structure within Interrupt Level







Figure 20 General Structure of Input Port





# Figure 24 CGU Block Diagram

## **PLL Base Mode**

When the oscillator is disconnected from the PLL, the system clock is derived from the VCO base (free running) frequency clock (**Table 25**) divided by the K factor.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

(3.1)

# Prescaler Mode (VCO Bypass Operation)

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

(3.2)



For power saving purposes, the clocks may be disabled or slowed down according to **Table 26**.

# Table 26System frequency ( $f_{sys}$ = 96 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down	Oscillator and PLL are switched off.



# 3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC886/888 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC886/888 will be aborted in a user-specified time period.

In debug mode, the WDT is default suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

# Features

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of  $f_{PCLK}/2$  or  $f_{PCLK}/128$
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of  $f_{\rm PCLK}/2$  or  $f_{\rm PCLK}/128$ . This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. **Figure 28** shows the block diagram of the WDT unit.



Figure 28 WDT Block Diagram



# 3.12 CORDIC Coprocessor

The CORDIC Coprocessor provides CPU with hardware support for the solving of circular (trigonometric), linear (multiply-add, divide-add) and hyperbolic functions.

# Features

- Modes of operation
  - Supports all CORDIC operating modes for solving circular (trigonometric), linear (multiply-add, divide-add) and hyperbolic functions
  - Integrated look-up tables (LUTs) for all operating modes
- Circular vectoring mode: Extended support for values of initial X and Y data up to full range of [-2<sup>15</sup>,(2<sup>15</sup>-1)] for solving angle and magnitude
- Circular rotation mode: Extended support for values of initial Z data up to full range of  $[-2^{15},(2^{15}-1)]$ , representing angles in the range  $[-\pi,((2^{15}-1)/2^{15})\pi]$  for solving trigonometry
- Implementation-dependent operational frequency of up to 80 MHz
- Gated clock input to support disabling of module
- 16-bit accessible data width
  - 24-bit kernel data width plus 2 overflow bits for X and Y each
  - 20-bit kernel data width plus 1 overflow bit for Z
  - With KEEP bit to retain the last value in the kernel register for a new calculation
- 16 iterations per calculation: Approximately 41 clock-cycles or less, from set of start (ST) bit to set of end-of-calculation flag, excluding time taken for write and read access of data bytes.
- Twos complement data processing
- Only exception: X result data with user selectable option for unsigned result
- X and Y data generally accepted as integer or rational number; X and Y must be of the same data form
- Entries of LUTs are 20-bit signed integers
  - Entries of atan and atanh LUTs are integer representations (S19) of angles with the scaling such that  $[-2^{15},(2^{15}-1)]$  represents the range  $[-\pi,((2^{15}-1)/2^{15})\pi]$
  - Accessible Z result data for circular and hyperbolic functions is integer in data form of S15
- Emulated LUT for linear function
  - Data form is 1 integer bit and 15-bit fractional part (1.15)
  - Accessible Z result data for linear function is rational number with fixed data form of S4.11 (signed 4Q16)
- Truncation Error
  - The result of a CORDIC calculation may return an approximation due to truncation of LSBs
  - Good accuracy of the CORDIC calculated result data, especially in circular mode
- Interrupt
  - On completion of a calculation



I able J I	able 51 Deviation Error for GART with Fractional Divider enabled										
f <sub>pclk</sub>	Prescaling Factor (2BRPRE)	Reload Value (BR_VALUE + 1)	STEP	Deviation Error							
24 MHz	1	10 (A <sub>H</sub> )	197 (C5 <sub>H</sub> )	+0.20 %							
12 MHz	1	6 (6 <sub>H</sub> )	236 (EC <sub>H</sub> )	+0.03 %							
8 MHz	1	4 (4 <sub>H</sub> )	236 (EC <sub>H</sub> )	+0.03 %							
6 MHz	1	3 (3 <sub>H</sub> )	236 (EC <sub>H</sub> )	+0.03 %							

# Table 31 Deviation Error for UART with Fractional Divider enabled

# 3.13.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 baud rate= 
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$

(3.7)

# 3.14 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 30**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{MOD}$  that is 1/n of the input clock  $f_{DIV}$ , where n is defined by 256 - STEP. The output frequency in normal divider mode is derived as follows:

$$f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$$

(3.8)



# 3.15 LIN Protocol

The UART module can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature, which consists of the hardware logic for Break and Synch Byte detection, provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

Note: The LIN baud rate detection feature is available for use only with UART. To use UART1 for LIN communication, software has to be implemented to detect the Break and Synch Byte.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multipleslave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in **Figure 31**. The frame consists of the:

- Header, which comprises a Break (13-bit time low), Synch Byte (55<sub>H</sub>), and ID field
- Response time
- Data bytes (according to UART protocol)
- Checksum



Figure 31 Structure of LIN Frame

# 3.15.1 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information



# XC886/888CLM

**Functional Description** 



Figure 32 SSC Block Diagram



- CAN functionality according to CAN specification V2.0 B active.
- Dedicated control registers are provided for each CAN node.
- A data transfer rate up to 1 MBaud is supported.
- Flexible and powerful message transfer control and error handling capabilities are implemented.
- Advanced CAN bus bit timing analysis and baud rate detection can be performed for each CAN node via the frame counter.
- Full-CAN functionality: A set of 32 message objects can be individually
  - allocated (assigned) to any CAN node
  - configured as transmit or receive object
  - setup to handle frames with 11-bit or 29-bit identifier
  - counted or assigned a timestamp via a frame counter
  - configured to remote monitoring mode
- Advanced Acceptance Filtering:
  - Each message object provides an individual acceptance mask to filter incoming frames.
  - A message object can be configured to accept only standard or only extended frames or to accept both standard and extended frames.
  - Message objects can be grouped into 4 priority classes.
  - The selection of the message to be transmitted first can be performed on the basis of frame identifier, IDE bit and RTR bit according to CAN arbitration rules.
- Advanced Message Object Functionality:
  - Message Objects can be combined to build FIFO message buffers of arbitrary size, which is only limited by the total number of message objects.
  - Message objects can be linked to form a gateway to automatically transfer frames between 2 different CAN buses. A single gateway can link any two CAN nodes. An arbitrary number of gateways may be defined.
- Advanced Data Management:
  - The Message objects are organized in double chained lists.
  - List reorganizations may be performed any time, even during full operation of the CAN nodes.
  - A powerful, command driven list controller manages the organization of the list structure and ensures consistency of the list.
  - Message FIFOs are based on the list structure and can easily be scaled in size during CAN operation.
  - Static Allocation Commands offer compatibility with TwinCAN applications, which are not list based.
- Advanced Interrupt Handling:
  - Up to 8 interrupt output lines are available. Most interrupt requests can be individually routed to one of the 8 interrupt output lines.
  - Message postprocessing notifications can be flexibly aggregated into a dedicated register field of 64 notification bits.



# 3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

# Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG<sup>1)</sup>, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

<sup>1)</sup> The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.







# 3.22.1 JTAG ID Register

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode  $04_H$ ), and the same is also true immediately after reset.

The JTAG ID register contents for the XC886/888 Flash devices are given in Table 35.

Device Type	Device Name	JTAG ID	
Flash	XC886/888*-8FF	1012 0083 <sub>H</sub>	
	XC886/888*-6FF	1012 5083 <sub>H</sub>	
ROM	XC886/888*-8RF	1013 C083 <sub>H</sub>	
	XC886/888*-6RF	1013 D083 <sub>H</sub>	

# Table 35JTAG ID Summary

Note: The asterisk (\*) above denotes all possible device configurations.

103



Table 37

#### **Electrical Parameters**

#### **Operating Conditions** 4.1.3

The following operating conditions must not be exceeded in order to ensure correct operation of the XC886/888. All parameters mentioned in the following table refer to these operating conditions, unless otherwise noted.

	opora											
Parameter			Symbol	Limi	t Values	Unit	Notes/					
				min. max.			Condit					
B: II I			17	4 -								

**Operating Condition Parameters** 

		min.	max.		Conditions
Digital power supply voltage	$V_{DDP}$	4.5	5.5	V	5V Device
Digital power supply voltage	V <sub>DDP</sub>	3.0	3.6	V	3.3V Device
Digital ground voltage	V <sub>SS</sub>	0		V	
Digital core supply voltage	V <sub>DDC</sub>	2.3	2.7	V	
System Clock Frequency <sup>1)</sup>	$f_{\rm SYS}$	88.8	103.2	MHz	
Ambient temperature	T <sub>A</sub>	-40	85	°C	SAF- XC886/888
		-40	125	°C	SAK- XC886/888

1)  $f_{SYS}$  is the PLL output clock. During normal operating mode, CPU clock is  $f_{SYS}$  / 4. Please refer to Figure 26 for detailed description.



#### **Electrical Parameters**

# 4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins ( $V_{\rm SS}$ ) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

Parameter	Symbol		Lir	nit Val	ues	Unit	Test Conditions/	
			min.	typ.	max.		Remarks	
Analog reference voltage	V <sub>AREF</sub>	SR	V <sub>AGND</sub> + 1	V <sub>DDP</sub>	V <sub>DDP</sub> + 0.05	V	1)	
Analog reference ground	$V_{AGND}$	SR	V <sub>SS</sub> - 0.05	V <sub>SS</sub>	V <sub>AREF</sub> - 1	V	1)	
Analog input voltage range	$V_{AIN}$	SR	$V_{AGND}$	_	$V_{AREF}$	V		
ADC clocks	$f_{\sf ADC}$		-	24	25.8	MHz	module clock <sup>1)</sup>	
	f <sub>adci</sub>		_	_	10	MHz	internal analog clock <sup>1)</sup> See Figure 35	
Sample time	t <sub>S</sub>	CC	$(2 + INPCR0.STC) \times t_{ADCI}$		μS	1)		
Conversion time	t <sub>C</sub>	CC	See Se	ection	4.2.3.1	μS	1)	
Total unadjusted	TUE	CC	-	-	1	LSB	8-bit conversion <sup>2)</sup>	
error			-	-	2	LSB	10-bit conversion <sup>2)</sup>	
Differential Nonlinearity	$ EA_{DNL} $	СС	_	1	-	LSB	10-bit conversion <sup>1)</sup>	
Integral Nonlinearity	EA <sub>INL</sub>	CC	_	1	_	LSB	10-bit conversion <sup>1)</sup>	
Offset	$ EA_{OFF} $	CC	-	1	-	LSB	10-bit conversion <sup>1)</sup>	
Gain	$ EA_{GAIN} $	CC	_	1	-	LSB	10-bit conversion <sup>1)</sup>	
Overload current coupling factor for	K <sub>OVA</sub>	СС	_	_	1.0 x 10 <sup>-4</sup>	_	$I_{\rm OV} > 0^{1)3)}$	
analog inputs			_	_	1.5 x 10 <sup>-3</sup>	_	$I_{\rm OV} < 0^{1)3)}$	

#### Table 40ADC Characteristics (Operating Conditions apply; $V_{DDP}$ = 5V Range)



# **Electrical Parameters**

# 4.3.3 Power-on Reset and PLL Timing

**Table 49** provides the characteristics of the power-on reset and PLL timing in the XC886/888.

Table 46	Power-On Reset and PLL Timing (Operating Conditions appl	ly)

Parameter	Symbol		Limit Values			Unit	Test Conditions
			min.	typ.	max.	-	
Pad operating voltage	V <sub>PAD</sub>	CC	2.3	_	-	V	1)
On-Chip Oscillator start-up time	t <sub>OSCST</sub>	CC	_	_	500	ns	1)
Flash initialization time	t <sub>FINIT</sub>	CC	_	160	-	μS	1)
RESET hold time	t <sub>RST</sub>	SR	_	500	_	μS	$V_{\rm DDP}$ rise time (10% – 90%) $\leq$ 500µs <sup>1)2)</sup>
PLL lock-in in time	t <sub>LOCK</sub>	CC	_	_	200	μS	1)
PLL accumulated jitter	D <sub>P</sub>		_	-	0.7	ns	1)3)

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

2) RESET signal has to be active (low) until  $V_{\text{DDC}}$  has reached 90% of its maximum value (typ. 2.5 V).

3) PLL lock at 96 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 48 and P = 1.



# Package and Quality Declaration

# 5.2 Package Outline

Figure 48 shows the package outlines of the XC886.



Figure 48 PG-TQFP-48 Package Outline