

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Discontinued at Digi-Key
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	PG-TQFP-48
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc886c6ffa5vacfxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Device Information

2.4 Pin Definitions and Functions

The functions and default states of the XC886/888 external pins are provided in Table 3.

Symbol	Pin Number (TQFP-48/64)	Туре	Reset State	Function	
P0		I/O		Port 0 Port 0 is an 8 I/O port. It ca for the JTAG Timer 21, Mu	B-bit bidirectional general purpose an be used as alternate functions b, CCU6, UART, UART1, Timer 2, ultiCAN and SSC.
P0.0	11/17		Hi-Z	TCK_0 T12HR_1 CC61_1 CLKOUT_0 RXDO_1	JTAG Clock Input CCU6 Timer 12 Hardware Run Input Input/Output of Capture/Compare channel 1 Clock Output UART Transmit Data Output
P0.1	13/21		Hi-Z	TDI_0 T13HR_1 RXD_1 RXDC1_0 COUT61_1 EXF2_1	JTAG Serial Data Input CCU6 Timer 13 Hardware Run Input UART Receive Data Input MultiCAN Node 1 Receiver Input Output of Capture/Compare channel 1 Timer 2 External Flag Output
P0.2	12/18		PU	CTRAP_2 TDO_0 TXD_1 TXDC1_0	CCU6 Trap Input JTAG Serial Data Output UART Transmit Data Output/Clock Output MultiCAN Node 1 Transmitter Output
P0.3	48/63		Hi-Z	SCK_1 COUT63_1 RXDO1_0	SSC Clock Input/Output Output of Capture/Compare channel 3 UART1 Transmit Data Output

 Table 3
 Pin Definitions and Functions



XC886/888CLM

General Device Information

Symbol	Pin Number (TQFP-48/64)	Туре	Reset State	Function	
P3		I/O		Port 3 Port 3 is an 8 I/O port. It ca for CCU6, U/	B-bit bidirectional general purpose on be used as alternate functions ART1, Timer 21 and MultiCAN.
P3.0	35/43		Hi-Z	CCPOS1_2 CC60_0 RXDO1_1	CCU6 Hall Input 1 Input/Output of Capture/Compare channel 0 UART1 Transmit Data Output
P3.1	36/44		Hi-Z	CCPOS0_2 CC61_2 COUT60_0	CCU6 Hall Input 0 Input/Output of Capture/Compare channel 1 Output of Capture/Compare
				TXD1_1	UART1 Transmit Data Output/Clock Output
P3.2	37/49		Hi-Z	CCPOS2_2 RXDC1_1 RXD1_1 CC61_0	CCU6 Hall Input 2 MultiCAN Node 1 Receiver Input UART1 Receive Data Input Input/Output of Capture/Compare channel 1
P3.3	38/50		Hi-Z	COUT61_0 TXDC1_1	Output of Capture/Compare channel 1 MultiCAN Node 1 Transmitter Output
P3.4	39/51		Hi-Z	CC62_0 RXDC0_1 T2EX1_0	Input/Output of Capture/Compare channel 2 MultiCAN Node 0 Receiver Input Timer 21 External Trigger Input
P3.5	40/52		Hi-Z	COUT62_0 EXF21_0 TXDC0_1	Output of Capture/Compare channel 2 Timer 21 External Flag Output MultiCAN Node 0 Transmitter Output
P3.6	33/41		PD	CTRAP 0	CCU6 Trap Input

Table 3Pin Definitions and Functions (cont'd)



3 Functional Description

Chapter 3 provides an overview of the XC886/888 functional description.

3.1 **Processor Architecture**

The XC886/888 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC886/888 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires an additional wait state (one machine cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC886/888 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and Special Function Registers (SFRs).

Figure 6 shows the CPU functional blocks.



Figure 6 CPU Block Diagram



3.2 Memory Organization

The XC886/888 CPU operates in the following five address spaces:

- 12 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 1.5 Kbytes of XRAM memory (XRAM can be read/written as program memory or external data memory)
- A 128-byte Special Function Register area
- 24/32 Kbytes of Flash program memory (Flash devices); or 24/32 Kbytes of ROM program memory, with additional 4 Kbytes of Flash (ROM devices)

Figure 7 illustrates the memory address spaces of the 32-Kbyte Flash devices. For the 24-Kbyte Flash devices, the shaded banks are not available.



Figure 7 Memory Map of XC886/888 Flash Device

For both 24-Kbyte and 32-Kbyte ROM devices, the last four bytes of the ROM from $7FFC_{H}$ to $7FFF_{H}$ are reserved for the ROM signature and cannot be used to store user



Flash Protection	Without hardware protection	With hardware protection				
P-Flash program and erase	Possible	Not possible	Not possible			
D-Flash contents can be read by	Read instructions in any program memory	Read instructions in any program memory	Read instructions in the P-Flash or D- Flash			
External access to D-Flash	Not possible	Not possible	Not possible			
D-Flash program	Possible	Possible	Not possible			
D-Flash erase	Possible	Possible, on condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation	Not possible			

Table 4Flash Protection Modes (cont'd)

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the protected P-Flash and D-Flash contents, including the programmed password. The Flash protection is then disabled upon the next reset.

For the ROM device, the ROM is protected at all times and BSL mode 6 is used only to block external access to the device. However, unlike the Flash device, it is not possible to disable the memory protection of the ROM device. Here, entering BSL mode 6 will result in a protection error.

Note: If ROM read-out protection is enabled, only read instructions in the ROM memory can target the ROM contents.

Although no protection scheme can be considered infallible, the XC886/888 memory protection strategy provides a very high level of protection for a general purpose microcontroller.



XC886/888CLM

Functional Description

Table 10Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0, PAGE 1									
80 _H	P0_PUDSEL Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Select Register	Туре	rw							
86 _H	P0_PUDEN Reset: C4 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Enable Register	Туре	rw							
90 _H	P1_PUDSEL Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Pull-Up/Pull-Down Select Register	Туре	rw							
91 _H	P1_PUDEN Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Pull-Up/Pull-Down Enable Register	Туре	rw							
92 _H	P5_PUDSEL Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Pull-Up/Pull-Down Select Register	Туре	rw							
93 _H	P5_PUDEN Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Pull-Up/Pull-Down Enable Register	Туре	rw							
A0 _H	P2_PUDSEL Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Select Register	Туре	rw							
A1 _H	P2_PUDEN Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Enable Register	Туре	rw							
во _Н	P3_PUDSEL Reset: BF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Select Register	Туре	rw							
B1 _H	P3_PUDEN Reset: 40 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Enable Register	Туре	rw							
C8 _H	P4_PUDSEL Reset: FF _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Pull-Up/Pull-Down Select Register	Туре	rw							
C9 _H	P4_PUDEN Reset: 04 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P4 Pull-Up/Pull-Down Enable Register	Туре	rw							
RMAP =	= 0, PAGE 2			•				•		
⁸⁰ H	P0_ALTSEL0 Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 0 Register	Туре	rw							
86 _H	P0_ALTSEL1 Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	PU Alternate Select 1 Register	Туре	rw							
90 _H	P1_ALTSEL0 Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	PT Alternate Select 0 Register	Туре	rw							
⁹¹ H	P1_ALTSEL1 Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	I Allemale Select I Register	Туре	rw							
92 _H	P5_ALTSEL0 Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Alternate Select 0 Register		rw							



3.2.4.8 Timer 2 Registers

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

		1								1
Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0									
C0H	T2_T2CONReset: 00Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN 2	TR2	C/T2	CP/ RL2
		Туре	rwh	rwh		r	rw	rwh	rw	rw
C1 _H	T2_T2MODReset: 00Timer 2 Mode Register	et: 00 _H Bit Field T2RE T2RH EDGE PREN GS EN SEL		PREN		T2PRE DCE				
		Туре	rw	rw	rw	rw	rw	rw	rw	rw
C2 _H T2_RC2L Reset:	T2_RC2L Reset: 00 _H	Bit Field	RC2							
	Register Low	Туре	rwh							
C3 _H	T2_RC2H Reset: 00 _H	Bit Field	RC2							
	Register High	Туре	rwh							
C4 _H	T2_T2L Reset: 00 _H	Bit Field				T⊦	IL2			
	Timer 2 Register Low	Туре				rv	vh			
C5 _H	T2_T2H Reset: 00 _H	Bit Field				T⊦	IL2			
	Timer 2 Register High					rv	vh			

Table 12T2 Register Overview

3.2.4.9 Timer 21 Registers

The Timer 21 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 13T21 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	: : 1			•	•	•				
c₀ _H	T21_T2CONReset: 00HTimer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN 2	TR2	C/T2	<u>CP/</u> RL2
		Туре	rwh	rwh		r		rwh	rw	rw
C1 _H	T21_T2MODReset: 00Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN		T2PRE		DCEN
		Туре	rw	rw	rw	rw	rw	rw	rw	rw
C2 _H	T21_RC2L Reset: 00 _H	Bit Field	RC2							
	Timer 2 Reload/Capture Register Low	Туре	rwh							
C3 _H	T21_RC2H Reset: 00 _H	Bit Field				R	C2			
	Timer 2 Reload/Capture Register High					rv	vh			
C4 _H	T21_T2L Reset: 00 _H	Bit Field				TH	IL2			
	Timer 2 Register Low					rv	/h			



Table 17CAN Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
db _h	DATA0 Reset: 00 _H			CD							
	CAN Data Register 0	Туре	rwh								
dc _H	DATA1 Reset: 00 _H	Bit Field	CD								
	CAN Data Register 1		rwh								
dd _H	DATA2 Reset: 00 _H	Bit Field	CD								
	CAN Data Register 2		rwh								
DE _H DATA3 CAN Data Regist	DATA3 Reset: 00 _H	Bit Field	it Field CD								
	CAN Data Register 3	Туре				rv	vh				

3.2.4.14 OCDS Registers

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 18 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	- 1	•									
E9 _H	MMCR2 Reset: 1U _H Monitor Mode Control 2	Bit Field	STMO DE	EXBC	DSUS P	MBCO N	ALTDI	MMEP	MMOD E	JENA	
	Register	Туре	rw	rw	rw	rwh	rw	rwh	rh	rh	
F ¹ H	H MMCR Reset: 00 _H Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	0	MSTE P	MRAM S_P	MRAM S	TRF	RRF	
		Туре	w	rwh	r	rw	w	rwh	rh	rh	
F2 _H	MMSR Reset: 00 _H Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F	
		Туре	rw	rwh	rwh	rwh	rwh	rwh	rwh	rwh	
F3 _H	³ H MMBPCR Reset: 00 _H Breakpoints Control Register		SWBC	/BC HWB3C		HWB2C		HWB1 C	HWB0C		
		Туре	rw	rw		r	N	rw	rw		
F4 _H	MMICR Reset: 00 _H Monitor Mode Interrupt Control	Bit Field	DVEC T	DRET R	COMR ST	MSTS EL	MMUI E_P	MMUI E	RRIE_ P	RRIE	
	Register	Туре	rwh	rwh	rwh	rh	w	rw	w	rw	
F5 _H	MMDR Reset: 00 _H	Bit Field				MN	IRR				
	Monitor Mode Data Transfer Register Receive	Туре	rh								
F6 _H	HWBPSR Reset: 00 _H Hardware Breakpoints Select	Bit Field		0		BPSEL _P		BP	SEL		
	Register	Туре		r		w		n	N		
F7 _H	HWBPDR Reset: 00 _H	Bit Field				HW	3Pxx				
	Hardware Breakpoints Data Register	Туре				r	N				
EB _H	EB _H MMWR1 Reset: 00 _H					MM	NR1				
	WORLOF WORK REGISTER 1	Туре				r	N				



3.3 Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

Features

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- Minimum program width¹⁾ of 32-byte for D-Flash and 64-byte for P-Flash
- 1-sector minimum erase width
- 1-byte read access
- Flash is delivered in erased state (read all zeros)
- Operating supply voltage: 2.5 V ± 7.5 %
- Read access time: $3 \times t_{CCLK} = 125 \text{ ns}^{2}$
- Program time: 248256 / $f_{SYS}^{(3)}$ = 2.6 ms³⁾
- Erase time: 9807360 / f_{SYS} = 102 ms³⁾

¹⁾ P-Flash: 64-byte wordline can only be programmed once, i.e., one gate disturb allowed. D-Flash: 32-byte wordline can be programmed twice, i.e., two gate disturbs allowed.

²⁾ Values shown here are typical values. f_{sys} = 96 MHz ± 7.5% (f_{CCLK} = 24 MHz ± 7.5 %) is the maximum frequency range for Flash read access.

³⁾ Values shown here are typical values. $f_{sys} = 96 \text{ MHz} \pm 7.5\%$ is the only frequency range for Flash programming and erasing. f_{sysmin} is used for obtaining the worst case timing.



3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC886/888 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 13 to **Figure 17** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.



Figure 13 Non-Maskable Interrupt Request Sources



3.4.2 Interrupt Source and Vector

Each interrupt event source has an associated interrupt vector address for the interrupt node it belongs to. This vector is accessed to service the corresponding interrupt node request. The interrupt service of each interrupt source can be individually enabled or disabled via an enable bit. The assignment of the XC886/888 interrupt sources to the interrupt vector address and the corresponding interrupt node enable bits are summarized in Table 20.

Interrupt Source	Vector Address	Assignment for XC886/888	Enable Bit	SFR
NMI	0073 _H	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash NMI	NMIFLASH	
		VDDC Prewarning NMI	NMIVDD	
		VDDP Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 _H	External Interrupt 0	EX0	IEN0
XINTR1	000B _H	Timer 0	ET0	
XINTR2	0013 _H	External Interrupt 1	EX1	
XINTR3	001B _H	Timer 1	ET1	
XINTR4	0023 _H	UART	ES	-
XINTR5	002B _H	T2	ET2	
		UART Fractional Divider (Normal Divider Overflow)		
		MultiCAN Node 0	1	
		LIN		

Table 20 Interrupt Vector Addresses



Functional Description

Table 20	Interrupt Vector Addresses (cont'd)								
Interrupt Source	Vector Address	Assignment for XC886/888	Enable Bit	SFR					
XINTR6	0033 _H	MultiCAN Nodes 1 and 2	EADC	IEN1					
		ADC[1:0]							
XINTR7	003B _H	SSC	ESSC						
XINTR8	0043 _H	External Interrupt 2	EX2						
		T21							
		CORDIC							
		UART1							
		UART1 Fractional Divider (Normal Divider Overflow)							
		MDU[1:0]							
XINTR9	004B _H	External Interrupt 3	EXM						
		External Interrupt 4							
		External Interrupt 5							
		External Interrupt 6							
		MultiCAN Node 3							
XINTR10	0053 _H	CCU6 INP0	ECCIP0						
		MultiCAN Node 4							
XINTR11	005B _H	CCU6 INP1	ECCIP1						
		MultiCAN Node 5							
XINTR12	0063 _H	CCU6 INP2	ECCIP2						
		MultiCAN Node 6							
XINTR13	006B _H	CCU6 INP3	ECCIP3						
		MultiCAN Node 7							



3.5 Parallel Ports

The XC886 has 34 port pins organized into five parallel ports, Port 0 (P0) to Port 4 (P4), while the XC888 has 48 port pins organized into six parallel ports, Port 0 (P0) to Port 5 (P5). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1, P3, P4 and P5 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals. Converter (ADC).

Bidirectional Port Features

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

Input Port Features

- Configurable input driver
- Configurable pull-up/pull-down devices
- Receive of data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- Analog input for ADC module



The following formulas calculate the final baud rate without and with the fractional divider respectively:

baud rate =
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR VALUE + 1)}$$
 where $2^{BRPRE} \times (BR_VALUE + 1) > 1$

(3.5)

baud rate = $\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)} \times \frac{STEP}{256}$

(3.6)

The maximum baud rate that can be generated is limited to $f_{\text{PCLK}}/32$. Hence, for a module clock of 24 MHz, the maximum achievable baud rate is 0.75 MBaud.

Standard LIN protocol can support a maximum baud rate of 20 kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20 kHz to 115.2 kHz, the higher baud rates require the use of the fractional divider for greater accuracy.

Table 30 lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 24 MHz is used.

Baud rate	Prescaling Factor (2BRPRE)	Reload Value (BR_VALUE + 1)	Deviation Error								
19.2 kBaud	1 (BRPRE=000 _B)	78 (4E _H)	0.17 %								
9600 Baud	1 (BRPRE=000 _B)	156 (9C _H)	0.17 %								
4800 Baud	2 (BRPRE=001 _B)	156 (9C _H)	0.17 %								
2400 Baud	4 (BRPRE=010 _B)	156 (9C _H)	0.17 %								

 Table 30
 Typical Baud rates for UART with Fractional Divider disabled

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. **Table 31** lists the resulting deviation errors from generating a baud rate of 115.2 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.



3.17 Timer 0 and Timer 1

Timer 0 and Timer 1 can function as both timers or counters. When functioning as a timer, Timer 0 and Timer 1 are incremented every machine cycle, i.e. every 2 input clocks (or 2 PCLKs). When functioning as a counter, Timer 0 and Timer 1 are incremented in response to a 1-to-0 transition (falling edge) at their respective external input pins, T0 or T1.

Timer 0 and 1 are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 32**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Mode	Operation					
0	13-bit timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.					
1	16-bit timer The timer registers, TLx and THx, are concatenated to form a 16-bit counter.					
2	8-bit timer with auto-reload The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.					
3	Timer 0 operates as two 8-bit timersThe timer registers, TL0 and TH0, operate as two separate 8-bit counters.Timer 1 is halted and retains its count even if enabled.					

Table 32Timer 0 and Timer 1 Modes



XC886/888CLM

Functional Description



Figure 33 CCU6 Block Diagram



3.21 Analog-to-Digital Converter

The XC886/888 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at Port 2.

Features

- Successive approximation
- 8-bit or 10-bit resolution (TUE of ± 1 LSB and ± 2 LSB, respectively)
- Eight analog channels
- Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- · Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- · Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- · Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes

3.21.1 ADC Clocking Scheme

A common module clock f_{ADC} generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

The internal clock for the analog part f_{ADCI} is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures f_{ADCI} does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register



3.22 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 37**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC886/888 has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



Electrical Parameters

Table 42 Power Down Current (Operating Conditions apply; $V_{DDP} = 5V$ rat					
Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
$V_{\rm DDP}$ = 5V Range		·			
Power-Down Mode	I _{PDP}	1	10	μA	$T_{A} = + 25 \ ^{\circ}C^{3)4)}$
		-	30	μA	$T_{A} = + 85 \ ^{\circ}C^{4)5)}$
1) The typical $I_{}$ values are me	asured at $V_{} = 5.0$	/			

Power Down Current (Operating Conditions apply: U able 10 - E (1 - C)

1) The typical I_{PDP} values are measured at V_{DDP} = 5.0 V.

2) The maximum I_{PDP} values are measured at V_{DDP} = 5.5 V.

3) I_{PDP} has a maximum value of 200 μ A at T_A = + 125 °C.

4) I_{PDP} is measured with: RESET = V_{DDP} , V_{AGND} = V_{SS} , RXD/INT0 = V_{DDP} ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subjected to production test, verified by design/characterization.



Electrical Parameters

4.3.4 On-Chip Oscillator Characteristics

 Table 47 provides the characteristics of the on-chip oscillator in the XC886/888.

Table 47	On-chip Oscillator Characteristics (Operating Conditions apply)
----------	---

Parameter	Symbol		Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Nominal frequency	f _{nom}	CC	9.36	9.6	9.84	MHz	under nominal conditions ¹⁾
Long term frequency deviation	Δf _{LT}	CC	-5.0	-	5.0	%	with respect to f_{NOM} , over lifetime and temperature (-10°C to 125°C), for one given device after trimming
			-6.0	_	0	%	with respect to f_{NOM} , over lifetime and temperature (-40°C to -10°C), for one given device after trimming
Short term frequency deviation	$\Delta f_{\rm ST}$	CC	-1.0	-	1.0	%	within one LIN message (<10 ms 100 ms)

1) Nominal condition: V_{DDC} = 2.5 V, T_{A} = + 25°C.