



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc886c6ffi5vacfxuma1

Table of Contents

3.6	Power Supply System with Embedded Voltage Regulator	68
3.7	Reset Control	69
3.7.1	Module Reset Behavior	71
3.7.2	Booting Scheme	71
3.8	Clock Generation Unit	72
3.8.1	Recommended External Oscillator Circuits	75
3.8.2	Clock Management	77
3.9	Power Saving Modes	79
3.10	Watchdog Timer	80
3.11	Multiplication/Division Unit	83
3.12	CORDIC Coprocessor	84
3.13	UART and UART1	85
3.13.1	Baud-Rate Generator	85
3.13.2	Baud Rate Generation using Timer 1	88
3.14	Normal Divider Mode (8-bit Auto-reload Timer)	88
3.15	LIN Protocol	89
3.15.1	LIN Header Transmission	89
3.16	High-Speed Synchronous Serial Interface	91
3.17	Timer 0 and Timer 1	93
3.18	Timer 2 and Timer 21	94
3.19	Capture/Compare Unit 6	95
3.20	Controller Area Network (MultiCAN)	97
3.21	Analog-to-Digital Converter	99
3.21.1	ADC Clocking Scheme	99
3.21.2	ADC Conversion Sequence	101
3.22	On-Chip Debug Support	102
3.22.1	JTAG ID Register	103
3.23	Chip Identification Number	104
4	Electrical Parameters	108
4.1	General Parameters	108
4.1.1	Parameter Interpretation	108
4.1.2	Absolute Maximum Rating	109
4.1.3	Operating Conditions	110
4.2	DC Parameters	111
4.2.1	Input/Output Characteristics	111
4.2.2	Supply Threshold Characteristics	115
4.2.3	ADC Characteristics	116
4.2.3.1	ADC Conversion Timing	119
4.2.4	Power Supply Current	120
4.3	AC Parameters	124
4.3.1	Testing Waveforms	124
4.3.2	Output Rise/Fall Times	125

Table of Contents

4.3.3	Power-on Reset and PLL Timing	126
4.3.4	On-Chip Oscillator Characteristics	128
4.3.5	External Clock Drive XTAL1	129
4.3.6	JTAG Timing	130
4.3.7	SSC Master Mode Timing	132
5	Package and Quality Declaration	133
5.1	Package Parameters	133
5.2	Package Outline	134
5.3	Quality Declaration	136

1 Summary of Features

The XC886/888 has the following features:

- High-performance XC800 Core
 - compatible with standard 8051 processor
 - two clocks per machine cycle architecture (for memory access without wait state)
 - two data pointers
- On-chip memory
 - 12 Kbytes of Boot ROM
 - 256 bytes of RAM
 - 1.5 Kbytes of XRAM
 - 24/32 Kbytes of Flash; or
24/32 Kbytes of ROM, with additional 4 Kbytes of Flash
(includes memory protection strategy)
- I/O port supply at 3.3 V or 5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(more features on next page)




Figure 1 XC886/888 Functional Units

General Device Information

Table 3 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (TQFP-48/64)	Type	Reset State	Function	
P3.7	34/42		Hi-Z	EXINT4 COUT63_0	External Interrupt Input 4 Output of Capture/Compare channel 3

Functional Description

Table 5 CPU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
A8H	IEN0 Reset: 00H Interrupt Enable Register 0	Bit Field	EA	0	ET2	ES	ET1	EX1	ET0	EX0
		Type	rw	r	rw	rw	rw	rw	rw	rw
B8H	IP Reset: 00H Interrupt Priority Register	Bit Field	0		PT2	PS	PT1	PX1	PT0	PX0
		Type	r		rw	rw	rw	rw	rw	rw
B9H	IPH Reset: 00H Interrupt Priority High Register	Bit Field	0		PT2H	PSH	PT1H	PX1H	PT0H	PX0H
		Type	r		rw	rw	rw	rw	rw	rw
D0H	PSW Reset: 00H Program Status Word Register	Bit Field	CY	AC	F0	RS1	RS0	OV	F1	P
		Type	rwh	rwh	rw	rw	rw	rwh	rw	rh
E0H	ACC Reset: 00H Accumulator Register	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
		Type	rw	rw	rw	rw	rw	rw	rw	rw
E8H	IEN1 Reset: 00H Interrupt Enable Register 1	Bit Field	ECCIP3	ECCIP2	ECCIP1	ECCIP0	EXM	EX2	ESSC	EADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F0H	B B Register	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F8H	IP1 Reset: 00H Interrupt Priority 1 Register	Bit Field	PCCIP3	PCCIP2	PCCIP1	PCCIP0	PXM	PX2	PSSC	PADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F9H	IPH1 Reset: 00H Interrupt Priority 1 High Register	Bit Field	PCCIP3H	PCCIP2H	PCCIP1H	PCCIP0H	PXMH	PX2H	PSSCH	PADCH
		Type	rw	rw	rw	rw	rw	rw	rw	rw

3.2.4.2 MDU Registers

The MDU SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 6 MDU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0				
RMAP = 1														
B0H	MDUSTAT Reset: 00H MDU Status Register	Bit Field	0				BSY	IERR	IRDY					
		Type	r				rh	rwh	rwh					
B1H	MDUCON Reset: 00H MDU Control Register	Bit Field	IE	IR	RSEL	STAR T	OPCODE							
		Type	rw	rw	rw	rwh	rw							
B2H	MD0 Reset: 00H MDU Operand Register 0	Bit Field	DATA											
		Type	rw											
B2H	MR0 Reset: 00H MDU Result Register 0	Bit Field	DATA											
		Type	rh											
B3H	MD1 Reset: 00H MDU Operand Register 1	Bit Field	DATA											
		Type	rw											

Functional Description

Table 6 MDU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
B3H	MR1 Reset: 00H MDU Result Register 1	Bit Field								DATA
		Type								rw
B4H	MD2 Reset: 00H MDU Operand Register 2	Bit Field								DATA
		Type								rw
B4H	MR2 Reset: 00H MDU Result Register 2	Bit Field								DATA
		Type								rw
B5H	MD3 Reset: 00H MDU Operand Register 3	Bit Field								DATA
		Type								rw
B5H	MR3 Reset: 00H MDU Result Register 3	Bit Field								DATA
		Type								rw
B6H	MD4 Reset: 00H MDU Operand Register 4	Bit Field								DATA
		Type								rw
B6H	MR4 Reset: 00H MDU Result Register 4	Bit Field								DATA
		Type								rw
B7H	MD5 Reset: 00H MDU Operand Register 5	Bit Field								DATA
		Type								rw
B7H	MR5 Reset: 00H MDU Result Register 5	Bit Field								DATA
		Type								rw

3.2.4.3 CORDIC Registers

The CORDIC SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 7 CORDIC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 1										
9AH	CD_CORDXL Reset: 00H CORDIC X Data Low Byte	Bit Field								DATA
		Type								rw
9BH	CD_CORDXH Reset: 00H CORDIC X Data High Byte	Bit Field								DATAH
		Type								rw
9CH	CD_CORDYL Reset: 00H CORDIC Y Data Low Byte	Bit Field								DATA
		Type								rw
9DH	CD_CORDYH Reset: 00H CORDIC Y Data High Byte	Bit Field								DATAH
		Type								rw
9EH	CD_CORDZL Reset: 00H CORDIC Z Data Low Byte	Bit Field								DATA
		Type								rw
9FH	CD_CORDZH Reset: 00H CORDIC Z Data High Byte	Bit Field								DATAH
		Type								rw

Functional Description

Table 14 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
FAH	CCU6_CC60SRL Reset: 00H Capture/Compare Shadow Register for Channel CC60 Low	Bit Field	CC60SL										
		Type	rwh										
FBH	CCU6_CC60SRH Reset: 00H Capture/Compare Shadow Register for Channel CC60 High	Bit Field	CC60SH										
		Type	rwh										
FCH	CCU6_CC61SRL Reset: 00H Capture/Compare Shadow Register for Channel CC61 Low	Bit Field	CC61SL										
		Type	rwh										
FDH	CCU6_CC61SRH Reset: 00H Capture/Compare Shadow Register for Channel CC61 High	Bit Field	CC61SH										
		Type	rwh										
FEH	CCU6_CC62SRL Reset: 00H Capture/Compare Shadow Register for Channel CC62 Low	Bit Field	CC62SL										
		Type	rwh										
FFH	CCU6_CC62SRH Reset: 00H Capture/Compare Shadow Register for Channel CC62 High	Bit Field	CC62SH										
		Type	rwh										
RMAP = 0, PAGE 1													
9AH	CCU6_CC63RL Reset: 00H Capture/Compare Register for Channel CC63 Low	Bit Field	CC63VL										
		Type	rh										
9BH	CCU6_CC63RH Reset: 00H Capture/Compare Register for Channel CC63 High	Bit Field	CC63VH										
		Type	rh										
9CH	CCU6_T12PRL Reset: 00H Timer T12 Period Register Low	Bit Field	T12PVL										
		Type	rwh										
9DH	CCU6_T12PRH Reset: 00H Timer T12 Period Register High	Bit Field	T12PVH										
		Type	rwh										
9EH	CCU6_T13PRL Reset: 00H Timer T13 Period Register Low	Bit Field	T13PVL										
		Type	rwh										
9FH	CCU6_T13PRH Reset: 00H Timer T13 Period Register High	Bit Field	T13PVH										
		Type	rwh										
A4H	CCU6_T12DTCL Reset: 00H Dead-Time Control Register for Timer T12 Low	Bit Field	DTM										
		Type	rw										
A5H	CCU6_T12DTCH Reset: 00H Dead-Time Control Register for Timer T12 High	Bit Field	0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0			
		Type	r	rh	rh	rh	r	rw	rw	rw			
A6H	CCU6_TCTR0L Reset: 00H Timer Control Register 0 Low	Bit Field	CTM	CDIR	STE1_2	T12R	T12_PRE	T12CLK					
		Type	rw	rh	rh	rh	rw	rw					
A7H	CCU6_TCTR0H Reset: 00H Timer Control Register 0 High	Bit Field	0		STE1_3	T13R	T13_PRE	T13CLK					
		Type	r		rh	rh	rw	rw					
FAH	CCU6_CC60RL Reset: 00H Capture/Compare Register for Channel CC60 Low	Bit Field	CC60VL										
		Type	rh										


Functional Description

Table 14 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0					
FB _H	CCU6_TCTR2H Reset: 00 _H Timer Control Register 2 High	Bit Field	0				T13RSEL	T12RSEL							
		Type	r			rw		rw							
FC _H	CCU6_MODCTRL Reset: 00 _H Modulation Control Register Low	Bit Field	MCM EN	0	T12MODEN										
		Type	rw	r	rw										
FD _H	CCU6_MODCTRH Reset: 00 _H Modulation Control Register High	Bit Field	ECT1 3O	0	T13MODEN										
		Type	rw	r	rw										
FE _H	CCU6_TRPCTRL Reset: 00 _H Trap Control Register Low	Bit Field	0				TRPM 2	TRPM 1	TRPM 0						
		Type	r				rw	rw	rw						
FF _H	CCU6_TRPCTRH Reset: 00 _H Trap Control Register High	Bit Field	TRPP EN	TRPE N13	TRPEN										
		Type	rw	rw	rw										

RMAP = 0, PAGE 3

9A _H	CCU6_MCMOUTL Reset: 00 _H Multi-Channel Mode Output Register Low	Bit Field	0	R	MCMP											
		Type	r	rh	rh											
9B _H	CCU6_MCMOUTH Reset: 00 _H Multi-Channel Mode Output Register High	Bit Field	0		CURH			EXPH								
		Type	r		rh			rh								
9C _H	CCU6_ISL Reset: 00 _H Capture/Compare Interrupt Status Register Low	Bit Field	T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R						
		Type	rh	rh	rh	rh	rh	rh	rh	rh						
9D _H	CCU6_ISH Reset: 00 _H Capture/Compare Interrupt Status Register High	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM						
		Type	rh	rh	rh	rh	rh	rh	rh	rh						
9E _H	CCU6_PISEL0L Reset: 00 _H Port Input Select Register 0 Low	Bit Field	ISTRP		ISCC62			ISCC61	ISCC60							
		Type	rw		rw			rw	rw							
9F _H	CCU6_PISEL0H Reset: 00 _H Port Input Select Register 0 High	Bit Field	IST12HR		ISPOS2			ISPOS1	ISPOS0							
		Type	rw		rw			rw	rw							
A4 _H	CCU6_PISEL2 Reset: 00 _H Port Input Select Register 2	Bit Field	0				IST13HR									
		Type	r				rw									
FA _H	CCU6_T12L Reset: 00 _H Timer T12 Counter Register Low	Bit Field	T12CVL													
		Type	rwh													
FB _H	CCU6_T12H Reset: 00 _H Timer T12 Counter Register High	Bit Field	T12CVH													
		Type	rwh													
FC _H	CCU6_T13L Reset: 00 _H Timer T13 Counter Register Low	Bit Field	T13CVL													
		Type	rwh													
FD _H	CCU6_T13H Reset: 00 _H Timer T13 Counter Register High	Bit Field	T13CVH													
		Type	rwh													

Functional Description

Figure 25 External Oscillator Circuitry

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.

Functional Description

3.9 Power Saving Modes

The power saving modes of the XC886/888 provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- Stopping the clocks of individual system components
- Reducing clock speed of some peripheral components
- Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see **Figure 27**) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- Idle mode
- Slow-down mode
- Power-down mode




Figure 27 Transition between Power Saving Modes

Functional Description

3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC886/888 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC886/888 will be aborted in a user-specified time period.

In debug mode, the WDT is default suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

Features

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of $f_{PCLK}/2$ or $f_{PCLK}/128$
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of $f_{PCLK}/2$ or $f_{PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access.

Figure 28 shows the block diagram of the WDT unit.




Figure 28 WDT Block Diagram

Functional Description



Figure 29 WDT Timing Diagram

Table 27 lists the possible watchdog time ranges that can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

Table 27 Watchdog Time Ranges

Reload value In WDTREL	Prescaler for f_{PCLK}	
	2 (WDTIN = 0)	128 (WDTIN = 1)
	24 MHz	24 MHz
FF _H	21.3 μ s	1.37 ms
7F _H	2.75 ms	176 ms
00 _H	5.46 ms	350 ms

Functional Description




Figure 33 CCU6 Block Diagram

Functional Description

GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.




Figure 35 ADC Clocking Scheme

For module clock $f_{ADC} = 24 \text{ MHz}$, the analog clock f_{ADCI} frequency can be selected as shown in [Table 34](#).

Table 34 f_{ADCI} Frequency Selection

Module Clock f_{ADC}	CTC	Prescaling Ratio	Analog Clock f_{ADCI}
24 MHz	00 _B	÷ 2	12 MHz (N.A)
	01 _B	÷ 3	8 MHz
	10 _B	÷ 4	6 MHz
	11 _B (default)	÷ 32	750 kHz

As f_{ADCI} cannot exceed 10 MHz, bit field CTC should not be set to 00_B when f_{ADC} is 24 MHz. During slow-down mode where f_{ADC} may be reduced to 12 MHz, 6 MHz etc., CTC can be set to 00_B as long as the divided analog clock f_{ADCI} does not exceed 10 MHz.

Functional Description

Table 36 Chip Identification Number (cont'd)

Product Variant	Chip Identification Number		
	AA-Step	AB-Step	AC-Step
XC888CM-6RFA 5V	22891503 _H	-	-
XC886C-6RFA 5V	22891542 _H	-	-
XC888C-6RFA 5V	22891543 _H	-	-
XC886-6RFA 5V	22891562 _H	-	-
XC888-6RFA 5V	22891563 _H	-	-

Electrical Parameters

4.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the XC886/888. All parameters mentioned in the following table refer to these operating conditions, unless otherwise noted.

Table 37 Operating Condition Parameters

Parameter	Symbol	Limit Values		Unit	Notes/ Conditions
		min.	max.		
Digital power supply voltage	V_{DDP}	4.5	5.5	V	5V Device
Digital power supply voltage	V_{DDP}	3.0	3.6	V	3.3V Device
Digital ground voltage	V_{SS}	0		V	
Digital core supply voltage	V_{DDC}	2.3	2.7	V	
System Clock Frequency ¹⁾	f_{SYS}	88.8	103.2	MHz	
Ambient temperature	T_A	-40	85	°C	SAF-XC886/888...
		-40	125	°C	SAK-XC886/888...

1) f_{SYS} is the PLL output clock. During normal operating mode, CPU clock is $f_{SYS} / 4$. Please refer to [Figure 26](#) for detailed description.

Electrical Parameters

**Table 43 Power Supply Current Parameters (Operating Conditions apply;
 $V_{DDP} = 3.3V$ range)**

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
$V_{DDP} = 3.3V$ Range					
Active Mode	I_{DDP}	25.6	31.0	mA	Flash Device ³⁾
		23.4	28.6	mA	ROM Device ³⁾
Idle Mode	I_{DDP}	19.9	24.7	mA	Flash Device ⁴⁾
		17.5	20.7	mA	ROM Device ⁴⁾
Active Mode with slow-down enabled	I_{DDP}	13.3	16.2	mA	Flash Device ⁵⁾
		11.5	13.7	mA	ROM Device ⁵⁾
Idle Mode with slow-down enabled	I_{DDP}	11.1	14.4	mA	Flash Device ⁶⁾
		9.3	11.4	mA	ROM Device ⁶⁾

1) The typical I_{DDP} values are periodically measured at $T_A = + 25^\circ\text{C}$ and $V_{DDP} = 3.3 \text{ V}$.

2) The maximum I_{DDP} values are measured under worst case conditions ($T_A = + 125^\circ\text{C}$ and $V_{DDP} = 3.6 \text{ V}$).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL_CON to 1001_B), RESET = V_{DDP} , no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, $\overline{\text{RESET}} = V_{DDP}$, no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110_B, $\overline{\text{RESET}} = V_{DDP}$, no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110_B,, RESET = V_{DDP} , no load on ports.

Electrical Parameters

4.3.2 Output Rise/Fall Times

Table 45 provides the characteristics of the output rise/fall times in the XC886/888.

Table 45 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
$V_{DDP} = 5V$ Range					
Rise/fall times	t_R, t_F	—	10	ns	20 pF. ¹⁾²⁾³⁾
$V_{DDP} = 3.3V$ Range					
Rise/fall times	t_R, t_F	—	10	ns	20 pF. ¹⁾²⁾⁴⁾

1) Rise/Fall time measurements are taken with 10% - 90% of pad supply.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

3) Additional rise/fall time valid for $C_L = 20\text{pF} - 100\text{pF}$ @ 0.125 ns/pF.

4) Additional rise/fall time valid for $C_L = 20\text{pF} - 100\text{pF}$ @ 0.225 ns/pF.




Figure 43 Rise/Fall Times Parameters

Package and Quality Declaration

5.2 Package Outline

Figure 48 shows the package outlines of the XC886.




Figure 48 PG-TQFP-48 Package Outline

Package and Quality Declaration

Figure 49 shows the package outlines of the XC888.




Figure 49 PG-TQFP-64 Package Outline