

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFL

Core ProcessorXC800Core Size8-BitSpeed24MHzConnectivityCANbus, LINbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case9C-TQFP-48	Details	
Core Size8-BitSpeed24MHzConnectivityCANbus, LINbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupple Towice PackagePG-TQFP-48	Product Status	Last Time Buy
Speed24MHzConnectivityCANbus, LINbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type84-LQFPSupplier Device PackagePG-TQFP-48	Core Processor	XC800
ConnectivityCANbus, LINbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Core Size	8-Bit
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type8urface MountPackage / Case48-LQFPSupplier Device PackagePG-TQF-48	Speed	24MHz
Number of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type84-LQFPSupplier Device PackagePG-TQFP-48	Connectivity	CANbus, LINbus, SSI, UART/USART
Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Number of I/O	34
EEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Program Memory Size	32KB (32K x 8)
RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	EEPROM Size	-
Data ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	RAM Size	1.75K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Operating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Data Converters	A/D 8x10b
Mounting Type Surface Mount Package / Case 48-LQFP Supplier Device Package PG-TQFP-48	Oscillator Type	Internal
Package / Case 48-LQFP Supplier Device Package PG-TQFP-48	Operating Temperature	-40°C ~ 125°C (TA)
Supplier Device Package PG-TQFP-48	Mounting Type	Surface Mount
	Package / Case	48-LQFP
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/xc886clm8ffa5vackxuma1	Supplier Device Package	PG-TQFP-48
	Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc886clm8ffa5vackxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2009-07 Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



General Device Information




Figure 5 XC888 Pin Configuration, PG-TQFP-64 Package (top view)



3.2.2 Special Function Register

The Special Function Registers (SFRs) occupy direct internal data memory space in the range 80_{H} to FF_H. All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging


3.2.2.1 Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range 80_H to FF_H, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address $8F_H$. To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. Alternatively, the SFRs in the standard area can be accessed by clearing bit RMAP. The SFR area can be selected as shown in **Figure 8**.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.









Address Extension by Mapping



SYSCON0

Functional Description

System Control Register 0 Reset Value: 04 7 5 4 3 2 1 0 6 IMODE 1 RMAP 0 0 0 r r r r rw rw

Field	Bits	Туре	Description
RMAP	0	rw	 Interrupt Node XINTR0 Enable The access to the standard SFR area is enabled The access to the mapped SFR area is enabled
1	2	r	Reserved Returns 1 if read; should be written with 1.
0	[7:5], 3,1	r	Reserved Returns 0 if read; should be written with 0.

Note: The RMAP bit should be cleared/set by ANL or ORL instructions.

3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC886/888 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 9**.



Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
B3 _H	MR1 Reset: 00 _H	Bit Field				DA	TA						
	MDU Result Register 1	Туре				r	h						
B4 _H	MD2 Reset: 00 _H	Bit Field				DA	TA						
	MDU Operand Register 2	Туре				r	w						
B4 _H	MR2 Reset: 00 _H	Bit Field	DATA h DATA h DATA DATA DATA rw DATA A DATA h DATA h DATA rw DATA h h DATA h h h h h h h h h h h h h										
	MDU Result Register 2	Туре				r	h						
в5 _Н	MD3 Reset: 00 _H	Bit Field				DA	TA						
	MDU Operand Register 3	Туре				r	w						
в5 _Н	MR3 Reset: 00 _H	Bit Field				DA	TA						
	MDU Result Register 3	Туре				r	h						
B6 _H	MD4 Reset: 00 _H	Bit Field				DA	TA						
	MDU Operand Register 4	Туре				r	w						
B6 _H	MR4 Reset: 00 _H	Bit Field				DA	TA						
	MDU Result Register 4	Туре				r	h						
в7 _Н	MD5 Reset: 00 _H	Bit Field				DA	TA						
	MDU Operand Register 5	Туре				r	DATA rw DATA						
в7 _Н	MR5 Reset: 00 _H	Bit Field				DA	TA						
	MDU Result Register 5	Туре	rh										

Table 6MDU Register Overview (cont'd)

3.2.4.3 CORDIC Registers

The CORDIC SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 7 CORDIC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
RMAP =	= 1		J					1					
9A _H	CD_CORDXL Reset: 00 _H	Bit Field				DA	TAL						
	CORDIC X Data Low Byte	Туре				r	W						
9B _H	CD_CORDXH Reset: 00 _H	Bit Field		DATAH									
	CORDIC X Data High Byte	Туре	rw										
9CH	CD_CORDYL Reset: 00 _H	Bit Field	DATAL										
	CORDIC Y Data Low Byte	Туре				r	W						
9D _H	CD_CORDYH Reset: 00 _H	Bit Field				DA	TAH						
	CORDIC Y Data High Byte	Туре				r	W						
9E _H	CD_CORDZL Reset: 00 _H	Bit Field				DA	TAL						
	CORDIC Z Data Low Byte	Туре	rw										
9F _H	CD_CORDZH Reset: 00 _H	Bit Field	DATAH										
	CORDIC Z Data High Byte	Туре	rw										



Addr	Register Name	Bit	7	6	5	4	3	2	1	0
ве _Н	COCON Reset: 00 _H Clock Output Control Register	Bit Field	()	TLEN	COUT S		CO	REL	<u> </u>
		Туре		r	rw	rw		r	w	
E9 _H	MISC_CON Reset: 00 _H Miscellaneous Control Register	Bit Field				0				DFLAS HEN
		Туре				r				rwh
RMAP =	= 0, PAGE 3									
вз _Н	XADDRH Reset: F0 _H	Bit Field				ADI	ORH			
	On-chip XRAM Address Higher Order	Туре				r	w			
B4 _H	IRCON3 Reset: 00 _H Interrupt Request Register 3	Bit Field	()	CANS RC5	CCU6 SR1	()	CCU6 SR0	
		Туре	1	r	rwh	rwh	I	· rwh		rwh
в5 _Н	IRCON4 Reset: 00 _H Interrupt Request Register 4	Bit Field	()	CANS RC7	CCU6 SR3	()	CANS RC6	CCU6 SR2
		Туре	I	r	rwh	rwh	l	r	rwh	rwh
в7 _Н	MODPISEL1 Reset: 00 _H Peripheral Input Select Register	Bit Field	EXINT 6IS	()	UR′	IRIS	T21EX IS	JTAGT DIS1	JTAGT CKS1
	1	Туре	rw		r	r	w	rw	rw	rw
ва _Н	MODPISEL2 Reset: 00 _H	Bit Field		()		T21IS	T2IS	T1IS	TOIS
	Peripheral Input Select Register 2	Туре			r		rw	rw	rw	rw
вв _Н	PMCON2 Reset: 00 _H Power Mode Control Register 2	Bit Field			(0			UART 1_DIS	T21_D IS
		Туре			I	r			rw	rw
вd _Н	MODSUSP Reset: 01 _H Module Suspend Control	Bit Field		0		T21SU SP	T2SUS P	T13SU SP	T12SU SP	WDTS USP
	Register	Туре		r		rw	rw	rw	rw	rw

Table 8SCU Register Overview (cont'd)

3.2.4.5 WDT Registers

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 9WDT Register Overview

Addr	Register Name	Bit	7 6 5 4 3 2 1						1	0
RMAP =	: 1									
вв _Н	WDTCON Reset: 00 _H Watchdog Timer Control	Bit Field	()	WINB EN	WDTP R	0	WDTE N	WDTR S	WDTI N
	Register	Туре	1		rw	rh	r	rw	rwh	rw
вс _Н	WDTREL Reset: 00 _H	Bit Field								
	Watchdog Timer Reload Register	Туре	rw							
вd _Н	WDTWINB Reset: 00 _H	Bit Field	ld WDTWINB							
	Watchdog Window-Boundary Count Register	Туре				r	w			



Table 11ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0																												
CDH	ADC_LCBR Reset: B7 _H	Bit Field		BOU	IND1			BOL	JND0																													
	Limit Check Boundary Register	Туре		r	N			r	w																													
CEH	ADC_INPCR0 Reset: 00 _H	Bit Field				S	тс																															
	Input Class 0 Register	Туре				r	w																															
CF _H	ADC_ETRCR Reset: 00 _H External Trigger Control	Bit Field	SYNE N1	SYNE N0		ETRSEL	1		ETRSELO																													
	Register	Туре	rw	rw		rw			rw																													
RMAP =	0, PAGE 1				•																																	
CAH	ADC_CHCTR0 Reset: 00 _H	Bit Field	0		LCC		()	RESE	RSEL																												
	Channel Control Register 0	Туре	r		rw			r	n	N																												
св _Н	ADC_CHCTR1 Reset: 00 _H	Bit Field	0		LCC		(C	RESE	RSEL																												
	Channel Control Register 1	Туре	r		rw			r	n	N																												
сс _Н	ADC_CHCTR2 Reset: 00 _H	Bit Field	0		LCC		()	RESE	RSEL																												
	Channel Control Register 2	Туре	r		rw			r	rw																													
CDH	ADC_CHCTR3 Reset: 00 _H	Bit Field	0		LCC		(C	RESE	RSEL																												
	Channel Control Register 3	Туре	r		rw			r	RES																													
CEH	ADC_CHCTR4 Reset: 00 _H	Bit Field	0		LCC		()	RESE	RSEL																												
	Channel Control Register 4	Туре	r		rw			r	rw																													
CFH	ADC_CHCTR5 Reset: 00 _H	Bit Field	0		LCC		()	RESRSEL																													
	Channel Control Register 5	Туре	r		rw			r	rw																													
D2 _H	ADC_CHCTR6 Reset: 00 _H	Bit Field	0		LCC		(C	RESRSEL																													
	Channel Control Register 6	Туре	r		rw			r	n	N																												
D3 _H	ADC_CHCTR7 Reset: 00 _H	Bit Field	0		LCC		()	RESE	RSEL																												
	Channel Control Register 7	Туре	r		rw			r	n	N																												
RMAP =	0, PAGE 2		•																																			
CA _H	ADC_RESR0L Reset: 00 _H	Bit Field	RES	SULT	0	VF	DRC		CHNR																													
	Result Register 0 Low	Туре	r	h	r	rh	rh		rh																													
св _Н	ADC_RESR0H Reset: 00 _H	Bit Field				RES	SULT																															
	Result Register 0 High	Туре				I	ħ																															
сс _Н	ADC_RESR1L Reset: 00 _H	Bit Field	RES	SULT	0	VF	DRC		CHNR																													
	Result Register 1 Low	Туре	r	'n	r	rh	rh		rh																													
CDH	ADC_RESR1H Reset: 00 _H	Bit Field				RES	SULT																															
	Result Register 1 High	Туре				I	'n																															
CEH	ADC_RESR2L Reset: 00 _H	Bit Field	RES	SULT	0	VF	DRC		CHNR																													
	Result Register 2 Low	Туре	r	h	r	rh	rh		rh																													
CF _H			Bit Field RESU			SULT																																
	Result Register 2 High	Туре					ħ																															
D2 _H	ADC_RESR3L Reset: 00 _H	Bit Field	RES	SULT 0 VF		SULT 0 VF		RESULT 0 VF		RESULT 0 VF		RESULT 0 VF		ESULT 0 VF		SULT 0 VF		JLT 0 VF		JLT 0 VF		LT 0 VF			CHNR													
	Result Register 3 Low	Туре	r	'n	r	rh	rh		rh																													



Table 13T21 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
C5 _H	- 1	Bit Field				TH	IL2			
	Timer 2 Register High	Туре	e rwh							

3.2.4.10 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 14 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP =	= 0											
A3 _H	CCU6_PAGE Reset: 00 _H	Bit Field	C	P	ST	NR	0		PAGE			
	Page Register	Туре	١	N	۱	N	r		rw			
RMAP =	= 0, PAGE 0											
9A _H	CCU6_CC63SRL Reset: 00 _H Capture/Compare Shadow Register	Bit Field				CC6	63SL					
	for Channel CC63 Low	Туре				rw						
9B _H	CCU6_CC63SRH Reset: 00 _H	Bit Field				CC6	3SH	3SH				
	Capture/Compare Shadow Register for Channel CC63 High	Туре				r	w					
9CH	CCU6_TCTR4L Reset: 00 _H Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR	(0	DT RES	T12 RES				
		Туре	w	w		r	w	w	w	w		
9D _H	CCU6_TCTR4H Reset: 00 _H Timer Control Register 4 High	Bit Field	T13 STD	T13 STR		0		T13 T13R T13 RES S R				
		Туре	w	w		r		w w w				
9E _H	CCU6_MCMOUTSL Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRM CM	0			MC	MPS				
	Register Low	Туре	w	r			r	w				
9F _H	CCU6_MCMOUTSH Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRH P	0		CURHS			EXPHS			
	Register High	Туре	w	r		rw			rw			
A4 _H	CCU6_ISRL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RT12 PM	RT12 OM	RCC6 2F	RCC6 2R	RCC6 1F	RCC6 1R	RCC6 0F	RCC6 0R		
	Reset Register Low	Туре	w	w	w	w	w	w	w	w		
A5 _H	CCU6_ISRH Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RSTR	RIDLE	RWH E	RCHE	0	RTRP F	RT13 PM	RT13 CM		
	Reset Register High	Туре	w	w	w	w	r	w	w	w		
A6 _H	CCU6_CMPMODIFL Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3S						MCC6 0S		
	Low	Туре	r	w		r		w	w	w		
а7 _Н	CCU6_CMPMODIFH Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3R		0		MCC6 MCC6 MC 2R 1R C				
	High	Туре	r	w		r		w	w	w		



Table 14CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
Fe _H	CCU6_CMPSTATL Reset: 00 _H Compare State Register Low	Bit Field	0	CC63 ST	CC POS2	CC POS1	CC POS0	CC62 ST	CC61 ST	CC60 ST
		Туре	r	rh	rh	rh	rh	rh	rh	rh
FF _H	CCU6_CMPSTATH Reset: 00 _H Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

3.2.4.11 UART1 Registers

The UART1 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 15 UART1 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
RMAP =	= 1	1								1			
C8 _H	SCON Reset: 00 _H	Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI			
	Serial Channel Control Register	Туре	rw	rw	rw	rw	rw	rwh	rwh	rwh			
C9 _H	SBUF Reset: 00 _H	Bit Field				V	AL						
	Serial Data Buffer Register	Туре				rv	vh						
са _Н	BCON Reset: 00 _H	Bit Field	0					0 BRPRE					R
	Baud Rate Control Register	Туре			r			rw rv					
св _Н	BG Reset: 00 _H	Bit Field				BR_V	'ALUE						
	Baud Rate Timer/Reload Register	Туре				rv	vh						
сс _Н	FDCON Reset: 00 _H	Bit Field			0			NDOV	FDM	FDEN			
	Fractional Divider Control Register	Туре			r			rwh	rw	rw			
CD _H	FDSTEP Reset: 00 _H	Bit Field				ST	ΈP						
	Fractional Divider Reload Register	Туре				r	rw						
Ceh	FDRES Reset: 00 _H	Bit Field				RES	SULT						
	Fractional Divider Result Register	Туре				r	h						



Table 17CAN Register Overview (cont'd)

Addr	Register Name	Bit	7 6 5 4 3 2 1 0								
db _H	DATA0 Reset: 00 _H	Bit Field				С	D				
	CAN Data Register 0	Туре				rv	vh				
DC _H	DATA1 Reset: 00 _H	Bit Field	CD								
	CAN Data Register 1	Туре	Type rwh								
dd _H	DATA2 Reset: 00 _H	Bit Field				С	D				
	CAN Data Register 2	Туре				rv	vh				
de _h	DATA3 Reset: 00 _H	Bit Field	d CD								
	CAN Data Register 3	Туре	rwh								

3.2.4.14 OCDS Registers

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 18 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 1										
E9 _H	MMCR2 Reset: 1U _H Monitor Mode Control 2 Register	Bit Field	STMO DE	EXBC	DSUS P	MBCO N	ALTDI	MMEP	MMOD E	JENA
		Туре	rw	rw	rw	rwh	rw	rwh	rh	rh
F1 _H MMCR Monitor Mode 0	MMCR Reset: 00 _H Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	0	MSTE P	MRAM S_P	MRAM S	TRF	RRF
		Туре	w	rwh	r	rw	w	rwh	rh	rh
	MMSR Reset: 00 _H Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F
		Туре	rw	rwh	rwh	rwh	rwh	rwh	rwh	rwh
F3 _H MMBPCR Reset: 00 _H Breakpoints Control Register	Bit Field	SWBC HWB3C		HWB2C		HWB1 C	HWB0C			
		Туре	rw rw rw rw		rw	rw				
М	MMICR Reset: 00 _H Monitor Mode Interrupt Control Register	Bit Field	DVEC T	DRET R	COMR ST	MSTS EL	MMUI E_P	MMUI E	RRIE_ P	RRIE
		Туре	rwh	rwh	rwh	rh	w	rw	w	rw
F5 _H	MMDR Reset: 00 _H	Bit Field	MMRR							
	Monitor Mode Data Transfer Register Receive	Туре	rh							
F6 _H	HWBPSR Reset: 00 _H Hardware Breakpoints Select	Bit Field	0 BPSEL BPSEL							
	Register	Туре	r w rw							
F7 _H	HWBPDR Reset: 00 _H	Bit Field	HWBPxx							
	Hardware Breakpoints Data Register	Туре	rw							
EB _H	MMWR1 Reset: 00 _H	Bit Field	MMWR1							
	Monitor Work Register 1	Туре	rw							



3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC886/888 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 13 to **Figure 17** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.




Figure 13 Non-Maskable Interrupt Request Sources



Functional Description

Interrupt Vector Source Address		Assignment for XC886/888	Enable Bit	SFR	
XINTR6	0033 _H	MultiCAN Nodes 1 and 2	EADC	IEN1	
		ADC[1:0]	_		
XINTR7	003B _H	SSC	ESSC		
XINTR8	0043 _H	External Interrupt 2	EX2		
		T21	_		
		CORDIC	_		
		UART1			
		UART1 Fractional Divider (Normal Divider Overflow)			
		MDU[1:0]	_		
XINTR9	004B _H	External Interrupt 3	EXM		
		External Interrupt 4	_		
		External Interrupt 5	_		
		External Interrupt 6	_		
		MultiCAN Node 3			
XINTR10	0053 _H	CCU6 INP0	ECCIP0		
		MultiCAN Node 4			
XINTR11	005B _H	CCU6 INP1	ECCIP1		
		MultiCAN Node 5			
XINTR12	0063 _H	CCU6 INP2	ECCIP2		
		MultiCAN Node 6			
XINTR13	006B _H	CCU6 INP3	ECCIP3		
		MultiCAN Node 7			



For power saving purposes, the clocks may be disabled or slowed down according to **Table 26**.

Table 26System frequency (f_{sys} = 96 MHz)

Power Saving Mode	Action						
Idle	Clock to the CPU is disabled.						
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.						
Power-down	Oscillator and PLL are switched off.						



3.11 Multiplication/Division Unit

The Multiplication/Division Unit (MDU) provides fast 16-bit multiplication, 16-bit and 32-bit division as well as shift and normalize features. It has been integrated to support the XC886/888 Core in real-time control applications, which require fast mathematical computations.

Features

- Fast signed/unsigned 16-bit multiplication
- Fast signed/unsigned 32-bit divide by 16-bit and 16-bit divide by 16-bit operations
- 32-bit unsigned normalize operation
- 32-bit arithmetic/logical shift operations

 Table 28 specifies the number of clock cycles used for calculation in various operations.

Operation	Result	Remainder	No. of Clock Cycles used for calculation
Signed 32-bit/16-bit	32-bit	16-bit	33
Signed 16-bit/16bit	16-bit	16-bit	17
Signed 16-bit x 16-bit	32-bit	-	16
Unsigned 32-bit/16-bit	32-bit	16-bit	32
Unsigned 16-bit/16-bit	16-bit	16-bit	16
Unsigned 16-bit x 16-bit	32-bit	-	16
32-bit normalize	-	-	No. of shifts + 1 (Max. 32)
32-bit shift L/R	-	-	No. of shifts + 1 (Max. 32)

 Table 28
 MDU Operation Characteristics



XC886/888CLM

Functional Description




Figure 33 CCU6 Block Diagram



However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if f_{ADC} becomes too low during slow-down mode.

3.21.2 ADC Conversion Sequence

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (*t*_{SYN})
- Sample phase (t_S)
- Conversion phase
- Write result phase (t_{WR})




Figure 36 ADC Conversion Timing



Electrical Parameters

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min. max.				
Maximum current out of $V_{\rm SS}$	I _{MVSS}	SR	-	120	mA	3)	
V_{DDP} = 3.3 V Range							
Output low voltage	V_{OL}	CC	_	1.0	V	I _{OL} = 8 mA	
			-	0.4	V	I _{OL} = 2.5 mA	
Output high voltage	V _{OH}	CC	V _{DDP} - 1.0	-	V	I _{OH} = -8 mA	
			V _{DDP} - 0.4	-	V	I _{ОН} = -2.5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	V _{ILP}	SR	_	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	V _{ILP0}	SR	-0.2	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on RESET pin	V_{ILR}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on TMS pin	V _{ILT}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input high voltage on port pins (all except P0.0 & P0.1)	V _{IHP}	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode	
Input high voltage on P0.0 & P0.1	V _{IHP0}	SR	$0.7 \times V_{\text{DDP}}$	V _{DDP}	V	CMOS Mode	
Input high voltage on RESET pin	V_{IHR}	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode	
Input high voltage on TMS pin	V _{IHT}	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis	HYS	CC	$0.03 \times V_{ m DDP}$	_	V	CMOS Mode ¹⁾	
Input Hysteresis on XTAL1	HYSX	CC	$0.07 \times V_{ m DDC}$	-	V	1)	
Input low voltage at XTAL1	V _{ILX}	SR	V _{SS} - 0.5	$0.3 \times V_{ m DDC}$	V		



Electrical Parameters

4.2.3.1 ADC Conversion Timing

Conversion time, $t_{\rm C} = t_{\rm ADC} \times (1 + r \times (3 + n + STC))$, where r = CTC + 2 for CTC = $00_{\rm B}$, $01_{\rm B}$ or $10_{\rm B}$, r = 32 for CTC = $11_{\rm B}$, CTC = Conversion Time Control (GLOBCTR.CTC), STC = Sample Time Control (INPCR0.STC), n = 8 or 10 (for 8-bit and 10-bit conversion respectively), $t_{\rm ADC} = 1 / f_{\rm ADC}$



Electrical Parameters

Table 43Power Supply Current Parameters (Operating Conditions apply;
 V_{DDP} = 3.3V range)

Parameter	Symbol	Limit Values		Unit	Test Condition	
		typ. ¹⁾	max. ²⁾			
V _{DDP} = 3.3V Range						
Active Mode	I _{DDP}	25.6	31.0	mA	Flash Device ³⁾	
		23.4	28.6	mA	ROM Device ³⁾	
Idle Mode	I _{DDP}	19.9	24.7	mA	Flash Device ⁴⁾	
		17.5	20.7	mA	ROM Device ⁴⁾	
Active Mode with slow-down	I _{DDP}	13.3	16.2	mA	Flash Device ⁵⁾	
enabled		11.5	13.7	mA	ROM Device ⁵⁾	
Idle Mode with slow-down	I _{DDP}	11.1	14.4	mA	Flash Device ⁶⁾	
enabled		9.3	11.4	mA	ROM Device ⁶⁾	

1) The typical I_{DDP} values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 3.3 V.

2) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 125 °C and V_{DDP} = 3.6 V).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL_CON to 1001_B), RESET = V_{DDP} , no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} , no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110_B,, RESET = V_{DDP} , no load on ports.