

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product StatusActiveCore ProcessorC800Cone Statu8-BitSpeed24MHzConnectivityCMNbus, SSI, UART/USARTPripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)PROM Size-RAMSize1,55K x 8Votage Supply (Voc/Vod)4,55VNature of Size-Social Status-Notaret Size-Orgram Memory Type-BAG Social Size-Size Size-Size Size-Notaret Size-Orgram Memory Type-BAG Size-Size Size-Size Size-Size Size Size-Size Size Size Size Size Size Size Size	Details	
Core Size8-BitSpeed24MHzConnectivityCANbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type8.LQFPSupple Device Package-Not Device Package-	Product Status	Active
Speed24MHzConnectivityCANbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / CaseBe-TQF-P48	Core Processor	XC800
ConnectivityCANbus, SSI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Core Size	8-Bit
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O34Program Memory Size32KB (32K x 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type84.QFPSuppler Device PackagePG-TQFP-48	Speed	24MHz
Number of I/O34Program Memory Size32KB (32K × 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K × 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type8urface MountPackage / Case48-LQFPSupplier Device PackagePortype August Aug	Connectivity	CANbus, SSI, UART/USART
Program Memory Size32KB (32K x 8)Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting Type8a-LQFPSupplier Device PackagePG-TQFP-48	Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Program Memory TypeROMEEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / CaseBet AppendentSupplier Device PackageFG-TQFP-48	Number of I/O	34
EEPROM Size-RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePo-TQFP-48	Program Memory Size	32KB (32K x 8)
RAM Size1.75K x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Program Memory Type	ROM
Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	EEPROM Size	-
Data ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	RAM Size	1.75K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device PackagePG-TQFP-48	Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Operating Temperature -40°C ~ 125°C (TA) Mounting Type Surface Mount Package / Case 48-LQFP Supplier Device Package PG-TQFP-48	Data Converters	A/D 8x10b
Mounting Type Surface Mount Package / Case 48-LQFP Supplier Device Package PG-TQFP-48	Oscillator Type	Internal
Package / Case 48-LQFP Supplier Device Package PG-TQFP-48	Operating Temperature	-40°C ~ 125°C (TA)
Supplier Device Package PG-TQFP-48	Mounting Type	Surface Mount
	Package / Case	48-LQFP
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/xc886cm8rfa5vaakzzza1	Supplier Device Package	PG-TQFP-48
	Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc886cm8rfa5vaakzzza1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Device Information

Symbol	Pin Number (TQFP-48/64)	Туре	Reset State	Function	
P1		I/O		I/O port. It ca for the JTAG	B-bit bidirectional general purpose an be used as alternate functions 6, CCU6, UART, Timer 0, Timer 1, 1, er 21, MultiCAN and SSC.
P1.0	26/34		PU	RXD_0 T2EX RXDC0_0	UART Receive Data Input Timer 2 External Trigger Input MultiCAN Node 0 Receiver Input
P1.1	27/35		PU	EXINT3 T0_1 TDO_1 TXD_0 TXDC0_0	External Interrupt Input 3 Timer 0 Input JTAG Serial Data Output UART Transmit Data Output/Clock Output MultiCAN Node 0 Transmitter Output
P1.2	28/36		PU	SCK_0	SSC Clock Input/Output
P1.3	29/37		PU	MTSR_0 TXDC1_3	SSC Master Transmit Output/Slave Receive Input MultiCAN Node 1 Transmitter Output
P1.4	30/38		PU	MRST_0 EXINT0_1 RXDC1_3	SSC Master Receive Input/ Slave Transmit Output External Interrupt Input 0 MultiCAN Node 1 Receiver Input
P1.5	31/39		PU	CCPOS0_1 EXINT5 T1_1 EXF2_0 RXDO_0	CCU6 Hall Input 0 External Interrupt Input 5 Timer 1 Input Timer 2 External Flag Output UART Transmit Data Output

Table 3Pin Definitions and Functions (cont'd)



XC886/888CLM

General Device Information

Reset **Function** Symbol **Pin Number** Type (TQFP-48/64) State **P4** I/O Port 4 Port 4 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, Timer 0, Timer 1, Timer 21 and MultiCAN. RXDC0 3 MultiCAN Node 0 Receiver Input P4.0 Hi-Z 45/59 CC60 1 Output of Capture/Compare channel 0 P4.1 46/60 Hi-Z TXDC0 3 MultiCAN Node 0 Transmitter Output Output of Capture/Compare COUT60 1 channel 0 P4.2 -/61 PU EXINT6 1 **External Interrupt Input 6** T21 0 Timer 21 Input P4.3 32/40 Hi-Z EXF21 1 Timer 21 External Flag Output COUT63 2 **Output of Capture/Compare** channel 3 CCPOS0_3 -/45 Hi-Z CCU6 Hall Input 0 P4.4 Timer 0 Input T0 0 CC61 4 **Output of Capture/Compare** channel 1 CCPOS1 3 CCU6 Hall Input 1 P4.5 -/46 Hi-Z T1 0 Timer 1 Input COUT61 2 Output of Capture/Compare channel 1 P4.6 -/47 Hi-Z CCPOS2 3 CCU6 Hall Input 2 T2 0 Timer 2 Input CC62 2 **Output of Capture/Compare** channel 2 CTRAP 3 CCU6 Trap Input P4.7 -/48 Hi-Z COUT62 2 Output of Capture/Compare channel 2

Table 3Pin Definitions and Functions (cont'd)



Flash Protection	Without hardware protection	With hardware protection					
P-Flash program and erase	Possible	Not possible	Not possible				
D-Flash contents can be read by	Read instructions in any program memory	Read instructions in any program memory	Read instructions in the P-Flash or D-Flash				
External access to D-Flash	Not possible	Not possible	Not possible				
D-Flash program	Possible	Possible	Not possible				
D-Flash erase	Possible	Possible, on condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation	Not possible				

Table 4Flash Protection Modes (cont'd)

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the protected P-Flash and D-Flash contents, including the programmed password. The Flash protection is then disabled upon the next reset.

For the ROM device, the ROM is protected at all times and BSL mode 6 is used only to block external access to the device. However, unlike the Flash device, it is not possible to disable the memory protection of the ROM device. Here, entering BSL mode 6 will result in a protection error.

Note: If ROM read-out protection is enabled, only read instructions in the ROM memory can target the ROM contents.

Although no protection scheme can be considered infallible, the XC886/888 memory protection strategy provides a very high level of protection for a general purpose microcontroller.



 Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE

(this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)




Figure 10 Storage Elements for Paging

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The XC886/888 supports local address extension for:

- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers



Addr	Register Name	Bit	7	6	5	4	3	2	1	0
A8 _H	IEN0 Reset: 00 _H	Bit Field	EA	0	ET2	ES	ET1	EX1	ET0	EX0
	Interrupt Enable Register 0	Туре	rw	r	rw	rw	rw	rw	rw	rw
B8 _H	IP Reset: 00 _H	Bit Field	()	PT2	PS	PT1	PX1	PT0	PX0
	Interrupt Priority Register	Туре		r	rw	rw	rw	rw	rw	rw
в9 _Н	IPH Reset: 00 _H	Bit Field	()	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
	Interrupt Priority High Register	Туре		r	rw	rw	rw	rw	rw	rw
D0 _H	PSW Reset: 00 _H	Bit Field	CY	AC	F0	RS1	RS0	OV	F1	Р
	Program Status Word Register	Туре	rwh	rwh	rw	rw	rw	rwh	rw	rh
E0 _H	ACC Reset: 00 _H	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
	Accumulator Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
E8 _H	IEN1 Reset: 00 _H Interrupt Enable Register 1	Bit Field	ECCIP 3	ECCIP 2	ECCIP 1	ECCIP 0	EXM	EX2	ESSC	EADC
		Туре	rw	rw	rw	rw	rw	rw	rw	rw
F0 _H	B Reset: 00 _H	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0
	B Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
F8 _H	IP1 Reset: 00 _H Interrupt Priority 1 Register	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
		Туре	rw	rw	rw	rw	rw	rw	rw	rw
F9 _H	IPH1 Reset: 00 _H Interrupt Priority 1 High Register	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSC H	PADC H
		Туре	rw	rw	rw	rw	rw	rw	rw	rw

Table 5CPU Register Overview (cont'd)

3.2.4.2 MDU Registers

The MDU SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 6MDU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	= 1	•		•	•	•	•	•	•		
в0 _Н	0 _H MDUSTAT Reset: 00 _H				0			BSY	IERR	IRDY	
	MDU Status Register	Туре			r			rh	rwh	rwh	
в1 _Н	MDUCON Reset: 00 _H MDU Control Register	Bit Field	IE	IR	RSEL	STAR T	OPCODE				
		Туре	rw	rw	rw	rwh		r	w		
B2 _H	MD0 Reset: 00 _H	Bit Field	it Field DATA								
	MDU Operand Register 0	Туре				r	W				
B2 _H	MR0 Reset: 00 _H	Bit Field				DA	TA				
	MDU Result Register 0	Туре	rh								
вз _Н	33 _H MD1 Reset: 00 _H		DATA								
	MDU Operand Register 1	Туре				r	W				



Table 11ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
D3 _H	ADC_RESR3H Reset: 00 _H	Bit Field				RES	ULT			
	Result Register 3 High	Туре				r	h			
RMAP =	0, PAGE 3									
CA _H	ADC_RESRA0L Reset: 00 _H	Bit Field		RESULT		VF	DRC		CHNR	
	Result Register 0, View A Low	Туре		rh		rh	rh		rh	
св _Н	ADC_RESRA0H Reset: 00 _H	Bit Field				RES	SULT	LT		
	Result Register 0, View A High	Туре				r	h			
сс _Н	ADC_RESRA1L Reset: 00 _H	Bit Field		RESULT VF DRC CHNR						
	Result Register 1, View A Low	Туре		rh		rh	rh		rh	
CD _H	ADC_RESRA1H Reset: 00 _H	Bit Field				RES	SULT			
	Result Register 1, View A High	Туре				r	h			
Ce _H	ADC_RESRA2L Reset: 00 _H	Bit Field		RESULT		VF	DRC		CHNR	
	Result Register 2, View A Low	Туре		rh		rh	rh		rh	
CF _H	ADC_RESRA2H Reset: 00 _H	Bit Field				RES	SULT			
	Result Register 2, View A High	Туре				r	h			
D2 _H	ADC_RESRA3L Reset: 00 _H	Bit Field	RESULT VF			DRC CHNR				
	Result Register 3, View A Low	Туре		rh		rh	rh	rh rh		
D3 _H	ADC_RESRA3H Reset: 00 _H	Bit Field				RES	ULT			
	Result Register 3, View A High	Туре				r	h			
RMAP =	= 0, PAGE 4									
CA _H	ADC_RCR0 Reset: 00 _H Result Control Register 0	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
св _Н	ADC_RCR1 Reset: 00 _H Result Control Register 1	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
сс ^н	ADC_RCR2 Reset: 00 _H Result Control Register 2	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CDH	ADC_RCR3 Reset: 00 _H Result Control Register 3	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
Ce _H	ADC_VFCR Reset: 00 _H	Bit Field			ט		VFC3	VFC2	VFC1	VFC0
	Valid Flag Clear Register	Туре			r		w	w	w	w
RMAP =	= 0, PAGE 5									
CA _H	ADC_CHINFR Reset: 00 _H Channel Interrupt Flag Register	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0
		Туре	rh	rh	rh	rh	rh	rh	rh	rh
св _Н	ADC_CHINCR Reset: 00 _H Channel Interrupt Clear Register	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	CHINC 2	CHINC 1	CHINC 0
		Туре	w	w	w	w	w	w	w	w



Table 11ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
cc ^H	ADC_CHINSR Reset: 00 _H Channel Interrupt Set Register	Bit Field	CHINS 7	CHINS 6	CHINS 5	CHINS 4	CHINS 3	CHINS 2	CHINS 1	CHINS 0
		Туре	w	w	w	w	w	W	w	w
CD _H	ADC_CHINPR Reset: 00 _H Channel Interrupt Node Pointer	Bit Field	CHINP 7	CHINP 6	CHINP 5	CHINP 4	CHINP 3	CHINP 2	CHINP 1	CHINP 0
	Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
Ceh	ADC_EVINFR Reset: 00 _H Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	()	EVINF 1	EVINF 0
		Туре	rh	rh	rh	rh		r	rh	rh
CF _H	ADC_EVINCR Reset: 00 _H Event Interrupt Clear Flag	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	()	EVINC 1	EVINC 0
	Register	Туре	w	w	w	w		r	w	w
D2 _H	ADC_EVINSR Reset: 00 _H Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4	(0 EVIN 1		EVINS 0
		Туре	w	w	w	w		r	w	w
D3 _H	ADC_EVINPR Reset: 00 _H Event Interrupt Node Pointer	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4			EVINP 1	EVINP 0
	Register	Туре	rw	rw	rw	rw			rw	rw
RMAP =	= 0, PAGE 6									
CA _H	ADC_CRCR1 Reset: 00 _H	Bit Field	CH7	CH6	CH5	CH4		()	
	Conversion Request Control Register 1	Туре	rwh	rwh	rwh	rwh		I	r	
св _Н	ADC_CRPR1 Reset: 00 _H	Bit Field	CHP7	CHP6	CHP5	CHP4		()	
	Conversion Request Pending Register 1	Туре	rwh	rwh	rwh	rwh		I	r	
сс ^н	ADC_CRMR1 Reset: 00 _H Conversion Request Mode	Bit Field	Rsv	LDEV	CLRP ND	SCAN	ENSI	ENTR	0	ENGT
	Register 1	Туре	r	w	w	rw	rw	rw	r	rw
CD _H	ADC_QMR0 Reset: 00 _H Queue Mode Register 0	Bit Field	CEV	TREV	FLUS H	CLRV	0	ENTR	0	ENGT
		Туре	w	w	w	w	r	rw	r	rw
Ceh	ADC_QSR0 Reset: 20 _H Queue Status Register 0	Bit Field	Rsv	0	EMPT Y	EV	()	FI	LL
		Туре	r	r	rh	rh		r	r	h
CF _H	ADC_Q0R0 Reset: 00 _H	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHN	२
	Queue 0 Register 0	Туре	rh	rh	rh	rh	r	rh		
D2 _H	ADC_QBUR0 Reset: 00 _H	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHN	۲
	Queue Backup Register 0	Туре	rh	rh	rh	rh	r	rh		
D2 _H	ADC_QINR0 Reset: 00 _H	Bit Field	EXTR	ENSI	RF	()	F	REQCHN	२
	Queue Input Register 0	Туре	w	w	w		r		w	



3.2.4.8 Timer 2 Registers

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0									
c₀H	CO _H T2_T2CON Reset: 00 _H Timer 2 Control Register		TF2	EXF2	()	EXEN 2	TR2	C/T2	CP/ RL2
		Туре	rwh	rwh	I	r	rw	rwh	rw	rw
C1 _H	T2_T2MOD Reset: 00 _H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN	I T2PRE			DCEN
		Туре	rw	rw	rw	rw	rw	rw	rw	rw
C2 _H	T2_RC2L Reset: 00 _H	Bit Field				R	C2			
	Timer 2 Reload/Capture Register Low	Туре	rwh							
C3 _H	T2_RC2H Reset: 00 _H	Bit Field				R	C2			
	Timer 2 Reload/Capture Register High	Туре				rv	vh			
C4 _H	T2_T2L Reset: 00 _H	Bit Field				TH	IL2			
	Timer 2 Register Low	Туре	rwh							
C5 _H	C5 _H T2_T2H Reset: 00 _H		THL2							
	Timer 2 Register High	Туре				rv	vh			

Table 12T2 Register Overview

3.2.4.9 Timer 21 Registers

The Timer 21 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 13T21 Register Overview

	0										
Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	= 1										
C0H	T21_T2CONReset: 00HTimer 2 Control Register	Bit Field	TF2	EXF2	(0		TR2	C/T2	CP/ RL2	
		Туре	rwh	rwh	I	r	rw	rwh	rw	rw	
C1 _H	T21_T2MODReset: 00Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN		T2PRE		DCEN	
		Туре	rw	rw	rw	rw	rw	rw	rw	rw	
C2 _H	T21_RC2L Reset: 00 _H	Bit Field	RC2								
	Timer 2 Reload/Capture Register Low	Туре				n	vh				
C3 _H	T21_RC2H Reset: 00 _H	Bit Field				R	C2				
	Timer 2 Reload/Capture Register High	Туре	rwh								
C4 _H	T21_T2L Reset: 00 _H	Bit Field	THL2								
	Timer 2 Register Low	Туре				٢٧	vh				



3.5 Parallel Ports

The XC886 has 34 port pins organized into five parallel ports, Port 0 (P0) to Port 4 (P4), while the XC888 has 48 port pins organized into six parallel ports, Port 0 (P0) to Port 5 (P5). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1, P3, P4 and P5 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals. Converter (ADC).


Bidirectional Port Features

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

Input Port Features

- Configurable input driver
- Configurable pull-up/pull-down devices
- Receive of data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- Analog input for ADC module








Figure 20 General Structure of Input Port



- 1) BSL mode is automatically entered if no valid password is installed and data at memory address 0000H equals zero.
- 2) OSC is bypassed in MultiCAN BSL mode
- 3) Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.

Note: The boot options are valid only with the default set of UART and JTAG pins.

3.8 Clock Generation Unit

The Clock Generation Unit (CGU) allows great flexibility in the clock generation for the XC886/888. The power consumption is indirectly proportional to the frequency, whereas the performance of the microcontroller is directly proportional to the frequency. During user program execution, the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

Features

- Phase-Locked Loop (PLL) for multiplying clock source by different factors
- PLL Base Mode
- Prescaler Mode
- PLL Mode
- Power-down mode support

The CGU consists of an oscillator circuit and a PLL. In the XC886/888, the oscillator can be from either of these two sources: the on-chip oscillator (9.6 MHz) or the external oscillator (4 MHz to 12 MHz). The term "oscillator" is used to refer to both on-chip oscillator and external oscillator, unless otherwise stated. After the reset, the on-chip oscillator will be used by default. The external oscillator can be selected via software. In addition, the PLL provides a fail-safe logic to perform oscillator run and loss-of-lock detection. This allows emergency routines to be executed for system recovery or to perform system shut down.






Figure 24 CGU Block Diagram

PLL Base Mode

When the oscillator is disconnected from the PLL, the system clock is derived from the VCO base (free running) frequency clock (**Table 25**) divided by the K factor.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

(3.1)

Prescaler Mode (VCO Bypass Operation)

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

(3.2)



For power saving purposes, the clocks may be disabled or slowed down according to **Table 26**.

Table 26System frequency (f_{sys} = 96 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down	Oscillator and PLL are switched off.



3.9 Power Saving Modes

The power saving modes of the XC886/888 provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- Stopping the clocks of individual system components
- Reducing clock speed of some peripheral components
- Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see **Figure 27**) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- Idle mode
- Slow-down mode
- Power-down mode




Figure 27 Transition between Power Saving Modes



3.16 High-Speed Synchronous Serial Interface

The High-Speed Synchronous Serial Interface (SSC) supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

Features

- Master and slave mode operation
 - Full-duplex or half-duplex operation
- Transmit and receive buffered
- Flexible data format
 - Programmable number of data bits: 2 to 8 bits
 - Programmable shift direction: LSB or MSB shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
 - On a transmitter empty condition
 - On a receiver full condition
 - On an error condition (receive, phase, baud rate, transmit error)

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS_CLK (Master Serial Shift Clock) or input via line SS_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 32 shows the block diagram of the SSC.



XC886/888CLM

Functional Description




Figure 32 SSC Block Diagram



Table 36Chip Identification Number (cont'd)

Product Variant	C	Chip Identification	Number
	AA-Step	AB-Step	AC-Step
XC886-6FFA 3V3	-	095D1562 _H	0B5D1562 _H
XC888-6FFA 3V3	-	095D1563 _H	0B5D1563 _H
XC886CLM-8FFA 5V	-	09900102 _H	0B900102 _H
XC888CLM-8FFA 5V	-	09900103 _H	0B900103 _H
XC886LM-8FFA 5V	-	09900122 _H	0B900122 _H
XC888LM-8FFA 5V	-	09900123 _H	0B900123 _H
XC886CLM-6FFA 5V	-	09951502 _H	0B951502 _H
XC888CLM-6FFA 5V	-	09951503 _H	0B951503 _H
XC886LM-6FFA 5V	-	09951522 _Н	0B951522 _H
XC888LM-6FFA 5V	-	09951523 _H	0B951523 _H
XC886CM-8FFA 5V	-	09980102 _H	0B980102 _H
XC888CM-8FFA 5V	-	09980103 _H	0B980103 _H
XC886C-8FFA 5V	-	09980142 _H	0B980142 _H
XC888C-8FFA 5V	-	09980143 _H	0B980143 _H
XC886-8FFA 5V	-	09980162 _H	0B980162 _H
XC888-8FFA 5V	-	09980163 _H	0B980163 _H
XC886CM-6FFA 5V	-	099D1502 _H	0B9D1502 _H
XC888CM-6FFA 5V	-	099D1503 _H	0B9D1503 _H
XC886C-6FFA 5V	-	099D1542 _H	0B9D1542 _H
XC888C-6FFA 5V	-	099D1543 _H	0B9D1543 _H
XC886-6FFA 5V	-	099D1562 _H	0B9D1562 _H
XC888-6FFA 5V	-	099D1563 _H	0B9D1563 _H
ROM Devices			
XC886CLM-8RFA 3V3	22400502 _H	-	-
XC888CLM-8RFA 3V3	22400503 _H	-	-
XC886LM-8RFA 3V3	22400522 _H	-	-
XC888LM-8RFA 3V3	22400523 _H	-	-
XC886CLM-6RFA 3V3	22411502 _H	-	-
XC888CLM-6RFA 3V3	22411503 _H	-	-



Electrical Parameters

4.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the XC886/888 can be subjected to without permanent damage.

Parameter	Symbol	Limi	it Values	Unit	Notes	
		min.	max.			
Ambient temperature	T _A	-40	125	°C	under bias	
Storage temperature	T _{ST}	-65	150	°C	1)	
Junction temperature	T _J	-40	150	°C	under bias ¹⁾	
Voltage on power supply pin with respect to $V_{\rm SS}$	V _{DDP}	-0.5	6	V	1)	
Voltage on any pin with respect to $V_{\rm SS}$	V _{IN}	-0.5	V _{DDP} + 0.5 or max. 6	V	whichever is lower ¹⁾	
Input current on any pin during overload condition	I _{IN}	-10	10	mA	1)	
Absolute sum of all input currents during overload condition	$\Sigma I_{IN} $	-	50	mA	1)	

Table 4-1	Absolute Maximum Rating Parameters
-----------	------------------------------------

1) Not subjected to production test, verified by design/characterization.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DDP}$ or $V_{IN} < V_{SS}$) the voltage on V_{DDP} pin with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.



Electrical Parameters

4.2.4 **Power Supply Current**

 Table 41, Table 42, Table 43 and Table 44 provide the characteristics of the power supply current in the XC886/888.

Table 41Power Supply Current Parameters (Operating Conditions apply; V_{DDP} = 5V range)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
V _{DDP} = 5V Range	·	•			•
Active Mode	I _{DDP}	27.2	32.8	mA	Flash Device ³⁾
		24.3	29.8	mA	ROM Device ³⁾
Idle Mode	I _{DDP}	21.1	25.3	mA	Flash Device ⁴⁾
		18.2	21.6	mA	ROM Device ⁴⁾
Active Mode with slow-down	I _{DDP}	14.1	17.0	mA	Flash Device ⁵⁾
enabled		11.9	14.3	mA	ROM Device ⁵⁾
Idle Mode with slow-down	I _{DDP}	11.7	15.0	mA	Flash Device ⁶⁾
enabled		9.7	11.9	mA	ROM Device ⁶⁾

1) The typical I_{DDP} values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 5.0 V.

2) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 125 °C and V_{DDP} = 5.5 V).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL_CON to 1001_B), RESET = V_{DDP} , no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} , no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110_B, RESET = V_{DDP} , no load on ports.



Package and Quality Declaration

5.2 Package Outline

Figure 48 shows the package outlines of the XC886.




Figure 48 PG-TQFP-48 Package Outline