

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Last Time Buy
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.75K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-TQFP-64
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc888cm8ffa3v3ackxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **General Device Information**

## 2.2 Logic Symbol

The logic symbols of the XC886/888 are shown in Figure 3.



Figure 3 XC886/888 Logic Symbol



Flash Protection	Without hardware protection	With hardware protection				
P-Flash program and erase	Possible	Not possible	Not possible			
D-Flash contents can be read by	Read instructions in any program memory	Read instructions in any program memory	Read instructions in the P-Flash or D- Flash			
External access to D-Flash	Not possible	Not possible	Not possible			
D-Flash program	Possible	Possible	Not possible			
D-Flash erase	Possible	Possible, on condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation	Not possible			

#### Table 4Flash Protection Modes (cont'd)

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the protected P-Flash and D-Flash contents, including the programmed password. The Flash protection is then disabled upon the next reset.

For the ROM device, the ROM is protected at all times and BSL mode 6 is used only to block external access to the device. However, unlike the Flash device, it is not possible to disable the memory protection of the ROM device. Here, entering BSL mode 6 will result in a protection error.

Note: If ROM read-out protection is enabled, only read instructions in the ROM memory can target the ROM contents.

Although no protection scheme can be considered infallible, the XC886/888 memory protection strategy provides a very high level of protection for a general purpose microcontroller.









Address Extension by Mapping



## Table 11ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
D3 <sub>H</sub>	ADC_RESR3H Reset: 00 <sub>H</sub>	Bit Field				RES	SULT				
	Result Register 3 High	Туре	rh								
RMAP =	0, PAGE 3										
CA <sub>H</sub>	ADC_RESRA0L Reset: 00 <sub>H</sub>	Bit Field		RESULT		VF	DRC	DRC CHNR			
	Result Register 0, View A Low	Туре		rh		rh	rh rh				
св <sub>Н</sub>	ADC_RESRA0H Reset: 00 <sub>H</sub>	Bit Field				RES	SULT	•			
	Result Register 0, View A High	Туре				r	h				
сс <sub>Н</sub>	ADC_RESRA1L Reset: 00 <sub>H</sub>	Bit Field		RESULT		VF	DRC		CHNR		
	Result Register 1, View A Low	Туре		rh		rh	rh		rh		
CD <sub>H</sub>	ADC_RESRA1H Reset: 00 <sub>H</sub>	Bit Field				RES	SULT				
	Result Register 1, View A High	Туре				r	h				
CEH	ADC_RESRA2L Reset: 00 <sub>H</sub>	Bit Field		RESULT		VF	DRC		CHNR		
	Result Register 2, View A Low	Туре		rh		rh	rh		rh		
CF <sub>H</sub>	ADC_RESRA2H Reset: 00 <sub>H</sub>	Bit Field				RES	SULT				
	Result Register 2, View A High					r	h				
D2 <sub>H</sub>	D2 <sub>H</sub> ADC_RESRA3L Reset: 00 <sub>H</sub>	Bit Field	RESULT VF			DRC CHNR					
	Result Register 3, View A Low	Туре	rh rh				rh rh				
D3 <sub>H</sub>	ADC_RESRA3H Reset: 00 <sub>H</sub>	Bit Field	RESULT								
	Result Register 3, View A High	Туре				r	h				
RMAP =	= 0, PAGE 4										
са <sub>Н</sub>	ADC_RCR0 Reset: 00 <sub>H</sub> Result Control Register 0	Bit Field	VFCT R	WFR	0	IEN	0			DRCT R	
		Туре	rw	rw	r	rw	r		rw		
св <sub>Н</sub>	ADC_RCR1 Reset: 00 <sub>H</sub> Result Control Register 1	Bit Field	VFCT R	WFR	0	IEN	0		DRCT R		
		Туре	rw	rw	r	rw		r		rw	
сс <sup>н</sup>	ADC_RCR2 Reset: 00 <sub>H</sub> Result Control Register 2	Bit Field	VFCT R	WFR	0	IEN	0		DRCT R		
		Туре	rw	rw	r	rw		r		rw	
CD <sub>H</sub>	ADC_RCR3 Reset: 00 <sub>H</sub> Result Control Register 3	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R	
		Туре	rw	rw	r	rw		r	-	rw	
CEH	ADC_VFCR Reset: 00 <sub>H</sub>	Bit Field		(	)		VFC3	VFC2	VFC1	VFC0	
	Valid Flag Clear Register	Туре			r		w	w	w	w	
RMAP =	= 0, PAGE 5										
CA <sub>H</sub>	ADC_CHINFR Reset: 00 <sub>H</sub> Channel Interrupt Flag Register	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0	
		Туре	rh								
св <sub>Н</sub>	ADC_CHINCR Reset: 00 <sub>H</sub> Channel Interrupt Clear Register	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	CHINC 2	CHINC 1	CHINC 0	
		Туре	w	w	w	w	w	w	w	w	



## Table 14CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
FB <sub>H</sub>	CCU6_TCTR2H Reset: 00 <sub>H</sub>	Bit Field			0		T13F	T13RSEL T12RS		RSEL
	Timer Control Register 2 High	Туре			r rw rw					w
FC <sub>H</sub>	CCU6_MODCTRL Reset: 00 <sub>H</sub> Modulation Control Register Low	Bit Field	MCM EN	0	T12MODEN					
		Туре	rw	r			r	w		
FD <sub>H</sub>	CCU6_MODCTRH Reset: 00 <sub>H</sub> Modulation Control Register High	Bit Field	ECT1 30	0			T13M	ODEN		
		Туре	rw	r			r	w		
FE <sub>H</sub>	CCU6_TRPCTRLReset: 00HTrap Control Register Low	Bit Field			0			TRPM 2	TRPM 1	TRPM 0
		Туре		_	r			rw	rw	rw
FF <sub>H</sub>	CCU6_TRPCTRHReset: 00HTrap Control Register High	Bit Field	TRPP EN	TRPE N13			TRI	PEN		
		Туре	rw	rw			r	w		
RMAP =	0, PAGE 3	•			-					
9A <sub>H</sub>	CCU6_MCMOUTL Reset: 00 <sub>H</sub>	Bit Field	0	R			MC	MP		
	Low	Туре	r	rh			r	'n		
9B <sub>H</sub>	B <sub>H</sub> CCU6_MCMOUTH Reset: 00 <sub>H</sub>		(	0		CURH		EXPH		
	High	Туре		r rh					rh	
9CH	CCU6_ISL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status		T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R
	Register Low	Туре	rh	rh	rh	rh	rh	rh	rh	rh
9D <sub>H</sub>	CCU6_ISH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM
	Register High	Туре	rh	rh	rh	rh	rh	rh	rh	rh
9E <sub>H</sub>	CCU6_PISEL0L Reset: 00 <sub>H</sub>	Bit Field	IST	RP	ISC	C62	ISC	ISCC61 ISCC		C60
		Туре	r	w	r	w	r	rw rw		W
9F <sub>H</sub>	CCU6_PISEL0H Reset: 00 <sub>H</sub>	Bit Field	IST1	2HR	ISP	OS2	ISP	OS1	ISP	OS0
		Туре	r	w	r	w	r	w rw		W
A4 <sub>H</sub>	CCU6_PISEL2 Reset: 00 <sub>H</sub>	Bit Field	0 IST13HR							3HR
		Туре				r			r	W
FA <sub>H</sub>	CCU6_T12L Reset: 00 <sub>H</sub>	Bit Field				T12	CVL			
		Туре				rv	vh			
FB <sub>H</sub>	CCU6_T12H Reset: 00 <sub>H</sub> Timer T12 Counter Register High	Bit Field				T12	CVH			
		Туре				rv	vh			
FCH	CCU6_T13L Reset: 00 <sub>H</sub> Timer T13 Counter Register Low	Bit Field				T13	CVL			
		Туре				rv	vh			
FDH	CCU6_T13H Reset: 00 <sub>H</sub> Timer T13 Counter Reaister High	Bit Field				T13	CVH			
		Туре				rv	vh			



## 3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC886/888 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

## 3.4.1 Interrupt Source

**Figure 13** to **Figure 17** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.



Figure 13 Non-Maskable Interrupt Request Sources





Figure 18 Interrupt Request Sources (Part 5)



#### PLL Mode

The system clock is derived from the oscillator clock, multiplied by the N factor, and divided by the P and K factors. Both VCO bypass and PLL bypass must be inactive for this PLL mode. The PLL mode is used during normal system operation.

$$f_{SYS} = f_{OSC} \times \frac{N}{P \times K}$$

(3.3)

#### System Frequency Selection

For the XC886/888, the value of P is fixed to 1. In order to obtain the required fsys, the value of N and K can be selected by bits NDIV and KDIV respectively for different oscillator inputs. The output frequency must always be configured for 96 MHz. Table 24 provides examples on how  $f_{\rm sys}$  = 96 MHz can be obtained for the different oscillator sources.

Table 24	System frequency ( <i>f</i> <sub>svs</sub> = 96 MHz)
----------	--

Oscillator	Fosc	Ν	Ρ	κ	Fsys	
On-chip	9.6 MHz	20	1	2	96 MHz	
External	8 MHz	24	1	2	96 MHz	
	6 MHz	32	1	2	96 MHz	
	4 MHz	48	1	2	96 MHz	





### Figure 25 External Oscillator Circuitry

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.



For power saving purposes, the clocks may be disabled or slowed down according to **Table 26**.

# Table 26System frequency ( $f_{sys}$ = 96 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down	Oscillator and PLL are switched off.



fractional divider) for generating a wide range of baud rates based on its input clock  $f_{\text{PCLK}}$ , see **Figure 30**.



#### Figure 30 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider ( $f_{MOD}$ ) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler ( $f_{DIV}$ ) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See **Section 3.14**.

The baud rate ( $f_{BR}$ ) value is dependent on the following parameters:

- Input clock  $f_{PCLK}$
- Prescaling factor (2<sup>BRPRE</sup>) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)
- 8-bit reload value (BR\_VALUE) for the baud rate timer defined by register BG



## 3.17 Timer 0 and Timer 1

Timer 0 and Timer 1 can function as both timers or counters. When functioning as a timer, Timer 0 and Timer 1 are incremented every machine cycle, i.e. every 2 input clocks (or 2 PCLKs). When functioning as a counter, Timer 0 and Timer 1 are incremented in response to a 1-to-0 transition (falling edge) at their respective external input pins, T0 or T1.

Timer 0 and 1 are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 32**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Mode	Operation
0	<b>13-bit timer</b> The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.
1	<b>16-bit timer</b> The timer registers, TLx and THx, are concatenated to form a 16-bit counter.
2	<b>8-bit timer with auto-reload</b> The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.
3	Timer 0 operates as two 8-bit timersThe timer registers, TL0 and TH0, operate as two separate 8-bit counters.Timer 1 is halted and retains its count even if enabled.

#### Table 32Timer 0 and Timer 1 Modes



## 3.19 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

#### Timer T12 Features

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- · Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- Hysteresis-like control mode

#### **Timer T13 Features**

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

#### Additional Features

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage

The block diagram of the CCU6 module is shown in **Figure 33**.



## XC886/888CLM

### **Functional Description**



Figure 33 CCU6 Block Diagram



- CAN functionality according to CAN specification V2.0 B active.
- Dedicated control registers are provided for each CAN node.
- A data transfer rate up to 1 MBaud is supported.
- Flexible and powerful message transfer control and error handling capabilities are implemented.
- Advanced CAN bus bit timing analysis and baud rate detection can be performed for each CAN node via the frame counter.
- Full-CAN functionality: A set of 32 message objects can be individually
  - allocated (assigned) to any CAN node
  - configured as transmit or receive object
  - setup to handle frames with 11-bit or 29-bit identifier
  - counted or assigned a timestamp via a frame counter
  - configured to remote monitoring mode
- Advanced Acceptance Filtering:
  - Each message object provides an individual acceptance mask to filter incoming frames.
  - A message object can be configured to accept only standard or only extended frames or to accept both standard and extended frames.
  - Message objects can be grouped into 4 priority classes.
  - The selection of the message to be transmitted first can be performed on the basis of frame identifier, IDE bit and RTR bit according to CAN arbitration rules.
- Advanced Message Object Functionality:
  - Message Objects can be combined to build FIFO message buffers of arbitrary size, which is only limited by the total number of message objects.
  - Message objects can be linked to form a gateway to automatically transfer frames between 2 different CAN buses. A single gateway can link any two CAN nodes. An arbitrary number of gateways may be defined.
- Advanced Data Management:
  - The Message objects are organized in double chained lists.
  - List reorganizations may be performed any time, even during full operation of the CAN nodes.
  - A powerful, command driven list controller manages the organization of the list structure and ensures consistency of the list.
  - Message FIFOs are based on the list structure and can easily be scaled in size during CAN operation.
  - Static Allocation Commands offer compatibility with TwinCAN applications, which are not list based.
- Advanced Interrupt Handling:
  - Up to 8 interrupt output lines are available. Most interrupt requests can be individually routed to one of the 8 interrupt output lines.
  - Message postprocessing notifications can be flexibly aggregated into a dedicated register field of 64 notification bits.



GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



## Figure 35 ADC Clocking Scheme

For module clock  $f_{ADC}$  = 24 MHz, the analog clock  $f_{ADCI}$  frequency can be selected as shown in **Table 34**.

Table 34	f <sub>ADCI</sub> Frequency Selection
----------	---------------------------------------

$\frac{f_{ADC}}{Module Clock f_{ADC}}$	СТС	Prescaling Ratio	Analog Clock $f_{ADCI}$
24 MHz	00 <sub>B</sub>	÷ 2	12 MHz (N.A)
	01 <sub>B</sub>	÷ 3	8 MHz
	10 <sub>B</sub>	÷ 4	6 MHz
	11 <sub>B</sub> (default)	÷ 32	750 kHz

As  $f_{\rm ADCI}$  cannot exceed 10 MHz, bit field CTC should not be set to  $00_{\rm B}$  when  $f_{\rm ADC}$  is 24 MHz. During slow-down mode where  $f_{\rm ADC}$  may be reduced to 12 MHz, 6 MHz etc., CTC can be set to  $00_{\rm B}$  as long as the divided analog clock  $f_{\rm ADCI}$  does not exceed 10 MHz.



## Table 38 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min.	max.			
Input high voltage on RESET pin	$V_{IHR}$	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode	
Input high voltage on TMS pin	V <sub>IHT</sub>	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis on port pins	HYSP	CC	$0.07 \times V_{\text{DDP}}$	_	V	CMOS Mode <sup>1)</sup>	
Input Hysteresis on XTAL1	HYSX	CC	$0.07 \times V_{ m DDC}$	_	V	1)	
Input low voltage at XTAL1	V <sub>ILX</sub>	SR	V <sub>SS</sub> - 0.5	$0.3 \times V_{\text{DDC}}$	V		
Input high voltage at XTAL1	V <sub>IHX</sub>	SR	$0.7 \times V_{ m DDC}$	V <sub>DDC</sub> + 0.5	V		
Pull-up current	$I_{\rm PU}$	SR	_	-10	μA	$V_{\mathrm{IHP,min}}$	
			-150	_	μA	$V_{ILP,max}$	
Pull-down current	$I_{PD}$	SR	_	10	μA	$V_{ILP,max}$	
			150	_	μA	$V_{IHP,min}$	
Input leakage current	I <sub>OZ1</sub>	СС	-1	1	μA	$0 < V_{IN} < V_{DDP},$ $T_A \le 125^{\circ}C^{2)}$	
Input current at XTAL1	I <sub>ILX</sub>	CC	-10	10	μA		
Overload current on any pin	I <sub>OV</sub>	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma  I_{\rm OV} $	SR	-	25	mA	3)	
Voltage on any pin during $V_{\text{DDP}}$ power off	V <sub>PO</sub>	SR	-	0.3	V	4)	
Maximum current per pin (excluding $V_{\text{DDP}}$ and $V_{\text{SS}}$ )	I <sub>M</sub> SR	SR	_	15	mA		
Maximum current for all pins (excluding $V_{\text{DDP}}$ and $V_{\text{SS}}$ )	$\Sigma  I_{M} $	SR	_	90	mA		
Maximum current into $V_{\text{DDP}}$		SR	_	120	mA	3)	



Parameter	Symbol		Limit	Values	Unit	Test Conditions
			min.	max.		
Maximum current out of $V_{\rm SS}$	I <sub>MVSS</sub>	SR	-	120	mA	3)
$V_{\text{DDP}}$ = 3.3 V Range						
Output low voltage	$V_{OL}$	CC	_	1.0	V	I <sub>OL</sub> = 8 mA
			-	0.4	V	I <sub>OL</sub> = 2.5 mA
Output high voltage	V <sub>OH</sub>	CC	V <sub>DDP</sub> - 1.0	-	V	I <sub>OH</sub> = -8 mA
			V <sub>DDP</sub> - 0.4	-	V	I <sub>OH</sub> = -2.5 mA
Input low voltage on port pins (all except P0.0 & P0.1)	V <sub>ILP</sub>	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode
Input low voltage on P0.0 & P0.1	V <sub>ILP0</sub>	SR	-0.2	$0.3 \times V_{ m DDP}$	V	CMOS Mode
Input low voltage on RESET pin	$V_{ILR}$	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode
Input low voltage on TMS pin	V <sub>ILT</sub>	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode
Input high voltage on port pins (all except P0.0 & P0.1)	V <sub>IHP</sub>	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode
Input high voltage on P0.0 & P0.1	V <sub>IHP0</sub>	SR	$0.7 \times V_{\text{DDP}}$	V <sub>DDP</sub>	V	CMOS Mode
Input high voltage on RESET pin	$V_{IHR}$	SR	$0.7 \times V_{\text{DDP}}$	-	V	CMOS Mode
Input high voltage on TMS pin	V <sub>IHT</sub>	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode
Input Hysteresis	HYS	CC	$0.03 \times V_{ m DDP}$	-	V	CMOS Mode <sup>1)</sup>
Input Hysteresis on XTAL1	HYSX	CC	$0.07 \times V_{ m DDC}$	-	V	1)
Input low voltage at XTAL1	V <sub>ILX</sub>	SR	V <sub>SS</sub> - 0.5	$0.3 \times V_{ m DDC}$	V	



## 4.2.4 **Power Supply Current**

 Table 41, Table 42, Table 43 and Table 44 provide the characteristics of the power supply current in the XC886/888.

# Table 41Power Supply Current Parameters (Operating Conditions apply; $V_{\text{DDP}}$ = 5V range)

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>				
		typ. <sup>1)</sup>	max. <sup>2)</sup>						
V <sub>DDP</sub> = 5V Range									
Active Mode	I <sub>DDP</sub>	27.2	32.8	mA	Flash Device <sup>3)</sup>				
		24.3	29.8	mA	ROM Device <sup>3)</sup>				
Idle Mode	I <sub>DDP</sub>	21.1	25.3	mA	Flash Device <sup>4)</sup>				
		18.2	21.6	mA	ROM Device <sup>4)</sup>				
Active Mode with slow-down enabled	I <sub>DDP</sub>	14.1	17.0	mA	Flash Device <sup>5)</sup>				
		11.9	14.3	mA	ROM Device <sup>5)</sup>				
Idle Mode with slow-down enabled	I <sub>DDP</sub>	11.7	15.0	mA	Flash Device <sup>6)</sup>				
		9.7	11.9	mA	ROM Device <sup>6)</sup>				

1) The typical  $I_{\text{DDP}}$  values are periodically measured at  $T_{\text{A}}$  = + 25 °C and  $V_{\text{DDP}}$  = 5.0 V.

2) The maximum  $I_{\text{DDP}}$  values are measured under worst case conditions ( $T_{\text{A}}$  = + 125 °C and  $V_{\text{DDP}}$  = 5.5 V).

3)  $I_{\text{DDP}}$  (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz(set by on-chip oscillator of 9.6 MHz and NDIV in PLL\_CON to 1001<sub>B</sub>), RESET =  $V_{\text{DDP}}$ , no load on ports.

4)  $I_{\text{DDP}}$  (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET =  $V_{\text{DDP}}$ , no load on ports.

5)  $I_{\text{DDP}}$  (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>, RESET =  $V_{\text{DDP}}$ , no load on ports.

6)  $I_{\text{DDP}}$  (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 8 MHz by setting CLKREL in CMCON to 0110<sub>B</sub>, RESET =  $V_{\text{DDP}}$ , no load on ports.



# Table 44Power Down Current (Operating Conditions apply; $V_{DDP} = 3.3V$ <br/>range)

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>	
		typ. <sup>1)</sup>	max. <sup>2)</sup>			
$V_{\rm DDP}$ = 3.3V Range	·	·				
Power-Down Mode	I <sub>PDP</sub>	1	10	μA	$T_{A} = + 25 \ ^{\circ}C^{3)4)}$	
		-	30	μA	$T_{A} = + 85 \ ^{\circ}C^{4)5)}$	
4) The twice $I_{ij}$ we have an encoursed at $V_{ij} = 0.01/1$						

1) The typical  $I_{PDP}$  values are measured at  $V_{DDP}$  = 3.3 V.

2) The maximum  $I_{\rm PDP}$  values are measured at  $V_{\rm DDP}$  = 3.6 V.

3)  $I_{PDP}$  has a maximum value of 200  $\mu$ A at  $T_A$  = + 125 °C.

4)  $I_{PDP}$  is measured with:  $\overline{RESET} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ , RXD/INT0 =  $V_{DDP}$ ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subjected to production test, verified by design/characterization.