



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	H8SX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SCI, SmartCard, USB
Peripherals	DMA, PWM, WDT
Number of I/O	92
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df61663n50fpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Section 4 Exception Handling

4.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling is caused by a reset, a trace, an address error, an interrupt, a trap instruction, a sleep instruction, and an illegal instruction (general illegal instruction or slot illegal instruction). Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt control mode. For details on the interrupt control mode, see section 5, Interrupt Controller.

Priority	Exception Type	Exception Handling Start Timing
High	Reset	Exception handling starts at the timing of level change from low to high on the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows. The CPU enters the reset state when the $\overline{\text{RES}}$ pin is low.
	Illegal instruction	Exception handling starts when an undefined code is executed.
	Trace*1	Exception handling starts after execution of the current instruction or exception handling, if the trace (T) bit in EXR is set to 1.
	Address error	After an address error has occurred, exception handling starts on completion of instruction execution.
	Interrupt	Exception handling starts after execution of the current instruction or exception handling, if an interrupt request has occurred.* ²
	Sleep instruction	Exception handling starts by execution of a sleep instruction (SLEEP), if the SSBY bit in SBYCR is set to 0 and the SLPIE bit in SBYCR is set to 1.
Low	Trap instruction* ³	Exception handling starts by execution of a trap instruction (TRAPA).

Table 4.1 Exception	Types	and	Priority
---------------------	-------	-----	----------

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.

- 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests and sleep instruction exception handling requests are accepted at all times in program execution state.



7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.



Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0



Table 5.8 shows a setting example of the priority control function over the DTC and DMAC and the transfer request control state. A priority level can be independently set to each DMAC channel, but the table only shows one channel for example. Transfers through the DMAC channels can be separately controlled by assigning different priority levels for channels.

Interrupt Control	CPUPCE in	CPUP2 to	JP2 to DTCP2 to DMAP2 to		Transfer Request Control State		
Mode	CPUPCR	CPUP0	DTCP0	DMAP0	DTC	DMAC	
0	0	Any	Any	Any	Enabled	Enabled	
	1	B'000	B'000	B'000	Enabled	Enabled	
		B'100	B'000	B'000	Masked	Masked	
		B'100	B'000	B'011	Masked	Masked	
		B'100	B'111	B'101	Enabled	Enabled	
		B'000	B'111	B'101	Enabled	Enabled	
2	0	Any	Any	Any	Enabled	Enabled	
	1	B'000	B'000	B'000	Enabled	Enabled	
		B'000	B'011	B'101	Enabled	Enabled	
		B'011	B'011	B'101	Enabled	Enabled	
		B'100	B'011	B'101	Masked	Enabled	
		B'101	B'011	B'101	Masked	Enabled	
		B'110	B'011	B'101	Masked	Masked	
		B'111	B'011	B'101	Masked	Masked	
		B'101	B'011	B'101	Masked	Enabled	
		B'101	B'110	B'101	Enabled	Enabled	

Table 5.8 Example of Priority Control Function Setting and Control State



6.2.1 Bus Width Control Register (ABWCR)

Bit	15	14	13	12	11	10	9	8
Bit Name	ABWH7	ABWH6	ABWH5	ABWH4	ABWH3	ABWH2	ABWH1	ABWH0
Initial Value	1	1	1	1	1	1	1	1/0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Dit	7	0	-	4	0	0		0
BIt	/	б	5	4	3	2	I	0
Bit Name	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3	ABWL2	ABWL1	ABWL0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ABWCR specifies the data bus width for each area in the external address space.

Note: * Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is H'FFFF.

		Initial				
Bit	Bit Name	Value*1	R/W	Description	on	
15	ABWH7	1	R/W	Area 7 to	0 Bus Wi	idth Control
14	ABWH6	1	R/W	These bits	s select w	whether the corresponding area is to be
13	ABWH5	1	R/W	designate	d as 8-bi	t access space or 16-bit access space.
12	ABWH4	1	R/W	ABWHn	ABWLn	(n = 7 to 0)
11	ABWH3	1	R/W	×	0:	Setting prohibited
10	ABWH2	1	R/W	0	1:	Area n is designated as 16-bit
9	ABWH1	1	R/W	4	4.	Area n is designated as 8 hit assess
8	ABWL0	1/0	R/W	I	Γ.	space* ²
7	ABWL7	1	R/W			-pass
6	ABWL6	1	R/W			
5	ABWL5	1	R/W			
4	ABWL4	1	R/W			
3	ABWL3	1	R/W			
2	ABWL2	1	R/W			
1	ABWL1	1	R/W			
0	ABWL0	1	R/W			

[Legend]

×: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is H'FFFF.

RENESAS

2. An address space specified as byte control SRAM interface must not be specified as 8bit access space. For example, in an external address space access where the frequency rate of I ϕ and B ϕ is n : 1, the operation is performed in synchronization with B ϕ . In this case, external 2-state access space is 2n cycles and external 3-state access space is 3n cycles (no wait cycles is inserted) if the number of access cycles is counted based on I ϕ .

If the frequencies of $I\phi$, $P\phi$ and $B\phi$ are different, the start of bus cycle may not synchronize with $P\phi$ or $B\phi$ according to the bus cycle initiation timing. In this case, clock synchronization cycle (Tsy) is inserted at the beginning of each bus cycle.

For example, if an external address space access occurs when the frequency rate of I ϕ and B ϕ is n : 1, 0 to n-1 cycles of Tsy may be inserted. If an internal peripheral module access occurs when the frequency rate of I ϕ and P ϕ is m : 1, 0 to m-1 cycles of Tsy may be inserted.

Figure 6.6 shows the external 2-state access timing when the frequency rate of I ϕ and B ϕ is 4 : 1. Figure 6.7 shows the external 3-state access timing when the frequency rate of I ϕ and B ϕ is 2 : 1.







Figure 6.7 System Clock: External Bus Clock = 2:1, External 3-State Access

(2) When DDS = 0

Single address transfer by the DMAC takes place as a full access (normal access). The \overline{DACK} signal is asserted within the Tr cycle and the \overline{BS} signal is also asserted during the Tr cycle.

When the DRAM space is accessed with other than the single address transfer by the DMAC, a fast-page access is available.

Figure 6.59 shows an output timing example of the $\overline{\text{DACK}}$ signal when DDS = 0.



Figure 6.59 Output Timing Example of \overline{DACK} when DDS = 0 (RAST = 0, CAST = 1)







T_{c2}

T_{cl}

Τ.

T

Т_{с1_}

T_{cl}

Т<u>с2</u>

Figure 6.83 Output Timing Example of DACK when DDS = 1 (Read, CAS Latency = 2)

SDφ



Figure 7.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)



Section 8 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated to transfer data by an interrupt request.

8.1 Features

- Transfer possible over any number of channels: Multiple data transfer enabled for one activation source (chain transfer) Chain transfer specifiable after data transfer (when the counter is 0)
- Three transfer modes Normal/repeat/block transfer modes selectable
 - Transfer source and destination addresses can be selected from increment/decrement/fixed
- Short address mode or full address mode selectable
 - Short address mode
 - Transfer information is located on a 3-longword boundary
 - The transfer source and destination addresses can be specified by 24 bits to select a 16-Mbyte address space directly
 - Full address mode
 - Transfer information is located on a 4-longword boundary
 - The transfer source and destination addresses can be specified by 32 bits to select a 4-Gbyte address space directly
- Size of data for data transfer can be specified as byte, word, or longword
 The bus cycle is divided if an odd address is specified for a word or longword transfer.
 The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC A CPU interrupt can be requested after one data transfer completion A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop state specifiable



(3) P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B

The pin function is switched as shown below according to the combination of the DMAC, TPU, and PPG register settings and P35DDR bit setting.

		Setting				
		DMAC	TPU	PPG	I/O Port	
Module Name	Pin Function	DACK1B_OE	TIOCB1_OE	PO13_0E	P35DDR	
DMAC	DACK1-B output	1	_	_	—	
TPU	TIOCB1 output	0	1	_	_	
PPG	PO13 output	0	0	1	_	
I/O port	P35 output	0	0	0	1	
	P35 input (initial setting)	0	0	0	0	

(4) P34/PO12/TIOCA1/TEND1-B

The pin function is switched as shown below according to the combination of the DMAC, TPU, and PPG register settings and P34DDR bit setting.

		Setting				
		DMAC	TPU	PPG	I/O Port	
Module Name	Pin Function	TEND1B_OE	TIOCA1_OE	PO12_0E	P34DDR	
DMAC	TEND1-B output	1	_	_	_	
TPU	TIOCA1 output	0	1	_	_	
PPG	PO12 output	0	0	1		
I/O port	P34 output	0	0	0	1	
	P34 input (initial setting)	0	0	0	0	



(3) PB5/CS5-D/OE/CKE

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, bus controller register, port function control register (PFCR), and the PB5DDR bit settings.

		I/O Port				
Module Name	Pin Function	CKE_OE	OE_OE	CS5D_OE	PB5DDR	
Bus controller	CKE output*	1	_	—	—	
	OE output*	0	1	_	_	
	CS5-D output*	0	0	1		
I/O port	PB5 output	0	0	0	1	
	PB5 input (initial setting)	0	0	0	0	

Note: * Valid in external extended mode (EXPE = 1)

(4) $PB4/\overline{CS4}-B/\overline{WE}$

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, bus controller register, port function control register (PFCR), and the PB4DDR bit settings.

		Setting				
		Bus Controller		I/O Port		
Module Name	Pin Function	WE_OE	CS4B_OE	PB4DDR		
Bus controller	WE output*	1	_	_		
	CS4-B output*	0	1			
I/O port	PB4 output	0	0	1		
	PB4 input (initial setting)	0	0	0		

Note: * Valid in external extended mode (EXPE = 1)



Bit 3 MD3* ¹	Bit 2 MD2* ²	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
0	0	0	1	Reserved
0	0	1	0	PWM mode 1
0	0	1	1	PWM mode 2
0	1	0	0	Phase counting mode 1
0	1	0	1	Phase counting mode 2
0	1	1	0	Phase counting mode 3
0	1	1	1	Phase counting mode 4
1	Х	Х	Х	_

Table 10.12 MD3 to MD0

[Legend]

X: Don't care

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.

10.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding pin should be set to 0 and 1, respectively. For details, see section 9, I/O Ports.



Table 10.26 TIORL_3

					Beechpilen
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOCC3 Pin Function
0	0	0	0	Output	Output disabled
0	0	0	1	compare	Initial output is 0 output
				register*	0 output at compare match
0	0	1	0	_	Initial output is 0 output
					1 output at compare match
0	0	1	1	_	Initial output is 0 output
					Toggle output at compare match
0	1	0	0	_	Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC3 pin
				capture _ register*	Input capture at rising edge
1	0	0	1		Capture input source is TIOCC3 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC3 pin
					Input capture at both edges
1	1	x	X		Capture input source is channel 4/count clock
					Input capture at TCNT_4 count-up/count-down

Description

[Legend]

X: Don't care

Note: * When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



The correspondence between PWM output pins and registers is shown in table 10.31.

	Registers	Output Pins				
Channel		PWM Mode 1	PWM Mode 2			
0	TGRA_0	TIOCA0	TIOCA0			
	TGRB_0		TIOCB0			
	TGRC_0	TIOCC0	TIOCC0			
	TGRD_0		TIOCD0			
1	TGRA_1	TIOCA1	TIOCA1			
	TGRB_1		TIOCB1			
2	TGRA_2	TIOCA2	TIOCA2			
	TGRB_2		TIOCB2			
3	TGRA_3	TIOCA3	TIOCA3			
	TGRB_3		TIOCB3			
	TGRC_3	TIOCC3	TIOCC3			
	TGRD_3		TIOCD3			
4	TGRA_4	TIOCA4	TIOCA4			
	TGRB_4		TIOCB4			
5	TGRA_5	TIOCA5	TIOCA5			
	TGRB_5		TIOCB5			

Table 10.31 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the cycle is set.

(1) On-Chip RAM Address Map when Programming/Erasing is Executed

Parts of the procedure program that is made by the user, like download request, programming/erasing procedure, and decision of the result, must be executed in the on-chip RAM. Since the on-chip program to be downloaded is embedded in the on-chip RAM, make sure the on-chip program and procedure program do not overlap. Figure 21.12 shows the area of the on-chip program to be downloaded.



Figure 21.12 RAM Map when Programming/Erasing is Executed



The procedure program must be executed in an area other than the user MAT to be erased. Setting the SCO bit in FCCS to 1 to request download must be executed in the on-chip RAM. The area that can be executed in the steps of the procedure program (on-chip RAM, user MAT, and external space) is shown in section 21.7.4, On-Chip Program and Storable Area for Program Data. For the downloaded on-chip program area, see figure 21.12.

One erasure processing erases one block. For details on block divisions, refer to figures 21.3 and 21.4. To erase two or more blocks, update the erase block number and repeat the erasing processing for each block.

1. Select the on-chip program to be downloaded and the download destination. When the PPVS bit in FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs are selected, a download error is returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the download destination is specified by FTDAR.

For the procedures to be carried out after setting FKEY, see section 21.7.3 (2), Programming Procedure in User Program Mode.

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS parameter) of the user MAT in general register ER0. If a value other than an erase block number of the user MAT is set, no block is erased even though the erasing program is executed, and an error is returned to the FPFR parameter.
- 3. Erasure is executed. Similar to as in programming, the entry point of the erasing program is at the address which is 16 bytes after #DLTOP (start address of the download destination specified by FTDAR). Call the subroutine to execute erasure by using the following steps.

```
MOV.L #DLTOP+16, ER2 ; Set entry address to ER2
JSR @ER2 ; Call erasing routine
NOP
```

- The general registers other than ER0 or ER1 are held in the erasing program.
- ROL is a return value of the FPFR parameter.
- Since the stack area is used in the erasing program, a stack area of 128 bytes at the maximum must be allocated in RAM.
- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one block is to be erased, update the FEBS parameter and repeat steps 2 to 5.
- 6. After erasure completes, clear FKEY and specify software protection. If this LSI is restarted by a power-on reset immediately after erasure has finished, secure the reset input period (period of $\overline{\text{RES}} = 0$) of at least 100 µs.



Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	Module
DOFR_0									DMAC_0
									_
									_
DTCR_0									_
									_
									_
									_
DBSR_0	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24	_
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16	_
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8	_
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0	_
DMDR_0	DTE	DACKE	TENDE	_	DREQS	NRD	_		_
	ACT	_	_	—	ERRF	—	ESIF	DTIF	_
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	—	ESIE	DTIE	_
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP0	_
DACR_0	AMS	DIRS	_	—	_	RPTIE	ARS1	ARS0	_
	_	_	SAT1	SAT0	_	_	DAT1	DAT0	_
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA0	_
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA0	
DSAR_1									DMAC_1
									_
									_
									_
DDAR_1									_
									_
									_
									_
DOFR_1									_
									_
									_
									_
DTCR_1									_
	·								_
	·								_

Item		Symbol	Min.	Max.	Unit	Test Conditions
SCI	Transmit data delay time	t _{TXD}	_	40	ns	Figure 25.48
	Receive data setup time (clocked synchronous)	t _{RXS}	40		ns	_
	Receive data hold time (clocked synchronous)	t _{RXH}	40	_	ns	_
A/D converter	Trigger input setup time	t _{rrgs}	30	_	ns	Figure 25.49
IIC2	SCL input cycle time	t _{scl}	12 t _{cyc} + 600	_	ns	Figure 25.50
	SCL input high pulse width	t _{sclh}	3 t _{cyc} + 300		ns	_
	SCL input low pulse width	t _{SCLL}	5 t _{cyc} + 300		ns	_
	SCL, SDA input falling time	t _{sr}	_	300	ns	_
	SCL, SDA input spike pulse removal time	t _{sp}	_	1 t _{cyc}	ns	_
	SDA input bus free time	t _{BUF}	5 t _{cyc}	_	ns	_
	Start condition input hold time	t _{stah}	3 t _{cyc}	_	ns	_
	Retransmit start condition input setup time	$\mathbf{t}_{_{\mathrm{STAS}}}$	$3 t_{cyc}$	_	ns	_
	Stop condition input setup time	t _{stos}	$1 t_{_{cyc}} + 20$		ns	_
	Data input setup time	t _{sdas}	0	_	ns	_
	Data input hold time	t _{sdah}	0	_	ns	_
	SCL, SDA capacitive load	Cb		400	pF	_
	SCL, SDA falling time	t _{sf}	_	300	ns	

25.7.2 H8SX/1664

Table 25.13 Flash Memory Characteristics

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ AV}_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{ref} = 3.0 \text{ V to } \text{ AV}_{cc},$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V},$

Operating temperature range during programming/erasing:

 $T_a = 0^{\circ}C$ to +75°C (regular specifications),

 $T_a = 0^{\circ}C$ to +85°C (wide-range specifications)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Programming time* ^{1,} * ^{2,} * ⁴	t _P	_	3	30	ms/128 bytes	
Erasure time* ^{1, *2, *4}	t _e	_	160	800	ms/4-kbyte block	
		_	1000	5000	ms/32-kbyte block	
		_	2000	10000	ms/64-kbyte block	
Programming time (total)* ^{1, *2, *4}	$\boldsymbol{\Sigma}_{\mathrm{tP}}$	_	10	30	s/512 kbytes	$T_a = 25^{\circ}C$, for all 0s
Erasure time (total)* ^{1, *2, *4}	$\boldsymbol{\Sigma}_{\rm tE}$	_	20	60	s/512 kbytes	$T_a = 25^{\circ}C$
Programming, Erasure time (total)* ^{1, *2, *4}	$\Sigma_{\rm tPE}$	_	30	90	s/512 kbytes	$T_a = 25^{\circ}C$
Overwrite count	N_{wec}	100* ³	_	_	times	
Data save time ^{∗5}	$T_{_{DRP}}$	10	_	_	years	

Notes: 1. Programming time and erase time depend on data in the flash memory.

2. Programming time and erase time do not include time for data transfer.

3. All the characteristics after programming are guaranteed within this value (guaranteed value is from 1 to Min. value).

4. Characteristics when programming is performed within the Min. value