



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	H8SX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SCI, SmartCard, USB
Peripherals	DMA, PWM, WDT
Number of I/O	92
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/df61664n50fpv">https://www.e-xfl.com/product-detail/renesas-electronics-america/df61664n50fpv</a>

2.8.3	Register Indirect with Displacement —@(d:2, ERn), @(d:16, ERn), or @(d:32, ERn) .....	56
2.8.4	Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL.B), @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L).....	56
2.8.5	Register Indirect with Post-Increment, Pre-Decrement, Pre-Increment, or Post-Decrement—@ERn+, @-ERn, @+ERn, or @ERn- .....	57
2.8.6	Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32.....	58
2.8.7	Immediate—#xx .....	59
2.8.8	Program-Counter Relative—@(d:8, PC) or @(d:16, PC).....	59
2.8.9	Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.W, PC), or @(ERn.L, PC) .....	59
2.8.10	Memory Indirect—@@aa:8 .....	60
2.8.11	Extended Memory Indirect—@@vec:7 .....	61
2.8.12	Effective Address Calculation .....	61
2.8.13	MOVA Instruction.....	63
2.9	Processing States.....	64

	<b>Section 3 MCU Operating Modes .....</b>	65
3.1	Operating Mode Selection .....	65
3.2	Register Descriptions .....	66
3.2.1	Mode Control Register (MDCR) .....	66
3.2.2	System Control Register (SYSCR) .....	68
3.3	Operating Mode Descriptions .....	70
3.3.1	Mode 2 .....	70
3.3.2	Mode 4 .....	70
3.3.3	Mode 5 .....	70
3.3.4	Mode 6 .....	71
3.3.5	Mode 7 .....	71
3.3.6	Pin Functions .....	72
3.4	Address Map .....	73
3.4.1	Address Map .....	73

	<b>Section 4 Exception Handling .....</b>	77
4.1	Exception Handling Types and Priority .....	77
4.2	Exception Sources and Exception Handling Vector Table .....	78
4.3	Reset .....	80
4.3.1	Reset Exception Handling .....	80
4.3.2	Interrupts after Reset.....	81
4.3.3	On-Chip Peripheral Functions after Reset Release .....	81
4.4	Traces.....	83

14.6.1	Notes on Register Access.....	649
14.6.2	Conflict between Timer Counter (TCNT) Write and Increment.....	650
14.6.3	Changing Values of Bits CKS2 to CKS0.....	650
14.6.4	Switching between Watchdog Timer Mode and Interval Timer Mode.....	650
14.6.5	Internal Reset in Watchdog Timer Mode.....	651
14.6.6	System Reset by <u>WDTOVF</u> Signal.....	651
14.6.7	Transition to Watchdog Timer Mode or Software Standby Mode.....	651
<b>Section 15</b>	<b>Serial Communication Interface (SCI, IrDA, CRC)</b> .....	<b>653</b>
15.1	Features.....	653
15.2	Input/Output Pins .....	658
15.3	Register Descriptions .....	659
15.3.1	Receive Shift Register (RSR) .....	661
15.3.2	Receive Data Register (RDR).....	661
15.3.3	Transmit Data Register (TDR).....	662
15.3.4	Transmit Shift Register (TSR) .....	662
15.3.5	Serial Mode Register (SMR) .....	662
15.3.6	Serial Control Register (SCR).....	666
15.3.7	Serial Status Register (SSR) .....	671
15.3.8	Smart Card Mode Register (SCMR) .....	680
15.3.9	Bit Rate Register (BRR) .....	681
15.3.10	Serial Extended Mode Register (SEMR_2) .....	688
15.3.11	Serial Extended Mode Register 5 and 6 (SEMR_5 and SEMR_6) .....	690
15.3.12	IrDA Control Register (IrCR) .....	697
15.4	Operation in Asynchronous Mode .....	698
15.4.1	Data Transfer Format.....	699
15.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode .	700
15.4.3	Clock.....	701
15.4.4	SCI Initialization (Asynchronous Mode).....	702
15.4.5	Serial Data Transmission (Asynchronous Mode) .....	703
15.4.6	Serial Data Reception (Asynchronous Mode).....	705
15.5	Multiprocessor Communication Function.....	709
15.5.1	Multiprocessor Serial Data Transmission .....	711
15.5.2	Multiprocessor Serial Data Reception .....	712
15.6	Operation in Clocked Synchronous Mode (SCI_0, 1, 2, and 4 only).....	715
15.6.1	Clock.....	715
15.6.2	SCI Initialization (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only).....	716
15.6.3	Serial Data Transmission (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only).....	717

<b>Classification</b>		<b>Pin No. (FP-144LV)</b>	<b>I/O</b>	<b>Description</b>
I/O port	PA7	142	Input	Input-only pin
	PA6	140	Input/ output	7-bit input/output pins.
	PA5	139		
	PA4	138		
	PA3	137		
	PA2	136		
	PA1	135		
	PA0	134		
	PB7	5	Input/ output	8-bit input/output pins.
	PB6	132		
	PB5	131		
	PB4	130		
	PB3	3		
	PB2	2		
	PB1	1		
	PB0	144		
	PC3	117	Input/ output	2-bit input/output pins.
	PC2	116		
	PD7	30	Input/ output	8-bit input/output pins.
	PD6	31		
	PD5	33		
	PD4	34		
	PD3	35		
	PD2	36		
	PD1	37		
	PD0	38		
	PE7	20	Input/ output	8-bit input/output pins.
	PE6	21		
	PE5	22		
	PE4	24		
	PE3	26		
	PE2	27		
	PE1	28		
	PE0	29		

**Table 2.2 Combinations of Instructions and Addressing Modes (2)**

Classification	Instruction	Size	Addressing Mode							
			@ERn.		B/Rn.W/ ERn.L,		@ @aa:24 aa:32		@ @ vec: @@ aa:8 7	
			@ERn	@(d,PC)	PC)					
Branch	BRA/BS, BRA/BC	—		O						
	BSR/BS, BSR/BC	—		O						
	Bcc	—		O						
	BRA	—		O	O					
	BRA/S	—		O*						
	JMP	—	O			O	O	O	O	
	BSR	—		O						
	JSR	—	O			O	O	O	O	
	RTS, RTS/L	—							O	
System control	TRAPA	—							O	
	RTE, RTE/L	—							O	

[Legend]

d: d:8 or d:16

Note: \* Only @(d:8, PC) is available.


### 6.2.4 Read Strobe Timing Control Register (RDNCR)

RDNCR selects the negation timing of the read strobe signal ( $\overline{RD}$ ) when reading the external address spaces specified as a basic bus interface or the address/data multiplexed I/O interface.

Bit	15	14	13	12	11	10	9	8
Bit Name	RDN7	RDN6	RDN5	RDN4	RDN3	RDN2	RDN1	RDN0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	—	—	—	—	—	—	—	—
Initial Value	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description	
				RD <sub>n</sub> to RD <sub>0</sub> set the negation timing of the read strobe in a corresponding area read access.	As shown in figure 6.2, the read strobe for an area for which the RD <sub>n</sub> bit is set to 1 is negated one half-cycle earlier than that for an area for which the RD <sub>n</sub> bit is cleared to 0. The read data setup and hold time are also given one half-cycle earlier.
15	RDN7	0	R/W	Read Strobe Timing Control	
14	RDN6	0	R/W		RD <sub>n</sub> to RD <sub>0</sub> set the negation timing of the read strobe in a corresponding area read access.
13	RDN5	0	R/W		
12	RDN4	0	R/W		
11	RDN3	0	R/W		
10	RDN2	0	R/W		
9	RDN1	0	R/W		
8	RDN0	0	R/W		0: In an area n read access, the $\overline{RD}$ signal is negated at the end of the read cycle 1: In an area n read access, the $\overline{RD}$ signal is negated one half-cycle before the end of the read cycle (n = 7 to 0)
7 to 0	—	All 0	R	Reserved	These are read-only bits and cannot be modified.

- Notes:
- In an external address space which is specified as byte control SRAM interface, the RDNCR setting is ignored and the same operation when RD<sub>n</sub> = 1 is performed.
  - In an external address space which is specified as burst ROM interface, the RDNCR setting is ignored during CPU read accesses and the same operation when RD<sub>n</sub> = 0 is performed.



**Figure 6.10 Timing When  $\overline{CS}$  Signal is Output to the Same Pin**

#### 6.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycles, and strobe assert/negate timings can be set for each area in the external address space. The bus width and the number of access cycles for both on-chip memory and internal I/O registers are fixed, and are not affected by the external bus settings.

##### (1) Type of External Bus Interface

Four types of external bus interfaces are provided and can be selected in area units. Table 6.4 shows each interface name, description, area name to be set for each interface. Table 6.5 shows the areas that can be specified for each interface. The initial state of each area is a basic bus interface.

**Table 6.4 Interface Names and Area Names**

Interface	Description	Area Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM space
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multiplexed I/O space

### 6.7.3 I/O Pins Used for Byte Control SRAM Interface

Table 6.16 shows the pins used for the byte control SRAM interface.

In the byte control SRAM interface, write strobe signals ( $\overline{\text{LHWR}}$  and  $\overline{\text{LLWR}}$ ) are output from the byte select strobes. The RD/W $\overline{\text{R}}$  signal is used as a write enable signal.

**Table 6.16 I/O Pins for Byte Control SRAM Interface**

Pin	When Byte Control SRAM is Specified	Name	I/O	Function
$\overline{\text{AS/AH}}$	$\overline{\text{AS}}$	Address strobe	Output	Strobe signal indicating that the address output on the address bus is valid when a basic bus interface space or byte control SRAM space is accessed
$\overline{\text{CSn}}$	$\overline{\text{CSn}}$	Chip select	Output	Strobe signal indicating that area n is selected
RD	$\overline{\text{RD}}$	Read strobe	Output	Output enable for the SRAM when the byte control SRAM space is accessed
$\overline{\text{RD/WR}}$	$\overline{\text{RD/WR}}$	Read/write	Output	Write enable signal for the SRAM when the byte control SRAM space is accessed
$\overline{\text{LHWR/LUB}}$	$\overline{\text{LUB}}$	Lower-upper byte select	Output	Upper byte select when the 16-bit byte control SRAM space is accessed
$\overline{\text{LLWR/LLB}}$	$\overline{\text{LLB}}$	Lower-lower byte select	Output	Lower byte select when the 16-bit byte control SRAM space is accessed
$\overline{\text{WAIT}}$	$\overline{\text{WAIT}}$	Wait	Input	Wait request signal used when an external address space is accessed
A23 to A0	A23 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/output	Data input/output pin





Figure 6.61 SDRAM Basic Write Access Timing




**Figure 7.12 Operation in Dual Address Mode in Block Transfer Mode  
(Block Area Not Specified)**

### 7.5.11 Bus Cycles in Single Address Mode

#### (1) Single Address Mode (Read and Cycle Stealing)

In single address mode, one byte, one word, or one longword of data is transferred at a single transfer request and after the transfer the bus is released temporarily. One bus cycle or more by the CPU or DTC are executed in the bus released cycles.

In figure 7.34, the  $\overline{\text{TEND}}$  signal output is enabled and data is transferred in bytes from the external 8-bit 2-state access space to the external device in single address mode (read).



**Figure 7.34 Example of Transfer in Single Address Mode (Byte Read)**

## 9.1 Register Descriptions

Table 9.2 lists each port registers.

**Table 9.2 Register Configuration in Each Port**

Port	Number of Pins	Registers					
		DDR	DR	PORT	ICR	PCR	ODR
Port 1	8	O	O	O	O	—	—
Port 2	8	O	O	O	O	—	O
Port 3	8	O	O	O	O	—	—
Port 5	8	—	—	O	O	—	—
Port 6	6	O	O	O	O	—	—
Port A	8	O	O	O	O	—	—
Port B	4	O	O	O	O	—	—
Port C*	2	O	O	O	O	—	—
Port D	8	O	O	O	O	O	—
Port E	8	O	O	O	O	O	—
Port F	8	O	O	O	O	O	O
Port H	8	O	O	O	O	O	—
Port I	8	O	O	O	O	O	—
Port M	5	O	O	O	O	—	—

[Legend]

O: Register exists

—: No register exists

Note: \* The write value should always be the initial value.

Port	Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings
P2 4	TIOCB4_OE	TIOCB4		TPU.TIOR4.IOB3 = 0, TPU.TIOR4.IOB[1,0] = 01/10/11
	SCK1_OE	SCK1		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 01 or while SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or while SMR.C/A = 1, SCR.CKE 1 = 0
	PO4_OE	PO4		NDERL.NDER4 = 1
3	TIOCD3_OE	TIOCD3		TPU.TMDR.BFB = 0, TPU.TIORL3.IOD3 = 0, TPU.TIORL3.IOD[1,0] = 01/10/11
	PO3_OE	PO3		NDERL.NDER3 = 1
2	TIOCC3_OE	TIOCC3		TPU.TMDR.BFA = 0, TPU.TIORL3.IOC3 = 0, TPU.TIORL3.IOD[1,0] = 01/10/11
	TMO0_OE	TMO0		TCSR.OS[3,2] = 01/10/11 or TCSR.OS[1,0] = 01/10/11
	TxD0_OE	TxD0		SCR.TE = 1
	PO2_OE	PO2		NDERL.NDER2 = 1
1	TIOCA3_OE	TIOCA3		TPU.TIORH3.IOA3 = 0, TPU.TIORH3.IOA[1,0] = 01/10/11
	PO1_OE	PO1		NDERL.NDER1 = 1
0	TIOCB3_OE	TIOCB3		TPU.TIORH3.IOB3 = 0, TPU.TIORH3.IOB[1,0] = 01/10/11
	SCK0_OE	SCK0		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 01 or while SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or while SMR.C/A = 1, SCR.CKE 1 = 0
	PO0_OE	PO0		NDERL.NDER0 = 1

Port	Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings
P3 7	TIOCB2_OE	TIOCB2		TPU.TIOR2.IOB3 = 0, TPU.TIOR2.IOB[1,0] = 01/10/11
	PO15_OE	PO15		NDERH.NDER15 = 1
6	TIOCA2_OE	TIOCA2		TPU.TIOR2.IOA3 = 0, TPU.TIOR2.IOA[1,0] = 01/10/11
	PO14_OE	PO14		NDERH.NDER14 = 1
5	DACK1B_OE	DACK1	PFCR7.DMAS1[A,B] = 01	DACR.AMS = 1, DMDR.DACKE = 1
	TIOCB1_OE	TIOCB1		TPU.TIOR1.IOB3 = 0, TPU.TIOR1.IOB[1,0] = 01/10/11
	PO13_OE	PO13		NDERH.NDER13 = 1
4	TEND1B_OE	TEND1	PFCR7.DMAS1[A,B] = 01	DMDR.TENDE = 1
	TIOCA1_OE	TIOCA1		TPU.TIOR1.IOA3 = 0, TPU.TIOR1.IOA[1,0] = 01/10/11
	PO12_OE	PO12		NDERH.NDER12 = 1
3	TIOCD0_OE	TIOCD0		TPU.TMDR.BFB = 0, TPU.TIORL0.IOD3 = 0, TPU.TIORL0.IOD[1,0] = 01/10/11
	PO11_OE	PO11		NDERH.NDER11 = 1
2	DACK0B_OE	DACK0	PFCR7.DMAS0[A,B] = 01	DACR.AMS = 1, DMDR.DACKE = 1
	TIOCC0_OE	TIOCC0		TPU.TMDR.BFA = 0, TPU.TIORL0.IOC3 = 0, TPU.TIORL0.IOD[1,0] = 01/10/11
	PO10_OE	PO10		NDERH.NDER10 = 1
1	TEND0B_OE	TEND0	PFCR7.DMAS0[A,B] = 01	DMDR.TENDE = 1
	TIOCB0_OE	TIOCB0		TPU.TIORH0.IOB3 = 0, TPU.TIORH0.IOB[1,0] = 01/10/11
	PO9_OE	PO9		NDERH.NDER9 = 1
0	TIOCA0_OE	TIOCA0		TPU.TIORH0.IOA3 = 0, TPU.TIOH0.IOA[1,0] = 01/10/11
	PO8_OE	PO8		NDERH.NDER8 = 1

### 10.10.10 Conflict between Buffer Register Write and Input Capture

If the input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 10.52 shows the timing in this case.





Figure 10.52 Conflict between Buffer Register Write and Input Capture

### 12.5.4 Timing of Counter Clear by Compare Match

TCNT is cleared when compare match A or B occurs, depending on the settings of the bits CCLR1 and CCLR0 in TCR. Figure 12.11 shows the timing of this operation.




**Figure 12.11 Timing of Counter Clear by Compare Match**


### 12.5.5 Timing of TCNT External Reset\*

TCNT is cleared at the rising edge or high level of an external reset input, depending on the settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 states. Figure 12.12 and Figure 12.13 shows the timing of this operation.

Note: \* Clearing by an external reset is available only in units 0 and 1.



**Figure 12.12 Timing of Clearance by External Reset (Rising Edge)**



**Figure 12.13 Timing of Clearance by External Reset (High Level)**

At power-on and transitions to/from software standby mode, use the following procedure to secure the appropriate clock duty cycle.

- At power-on

To secure the appropriate clock duty cycle simultaneously with power-on, use the following procedure.

1. Initially, port input is enabled in the high-impedance state. To fix the potential level, use a pull-up or pull-down resistor.
  2. Fix the SCK pin to the specified output using the CKE1 bit in SCR.
  3. Set SMR and SCMR to enable smart card interface mode.
- Set the CKE0 bit in SCR to 1 to start clock output.


- At mode switching

— At transition from smart card interface mode to software standby mode

1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the values for the output fixed state in software standby mode. (SCI\_0, 1, 2, and 4 only)
2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultaneously, set the CKE1 bit to the value for the output fixed state in software standby mode.
3. Write 0 to the CKE0 bit in SCR to stop the clock.
4. Wait for one cycle of the serial clock. In the mean time, the clock output is fixed to the specified level with the duty cycle retained.
5. Make the transition to software standby mode.

— At transition from software standby mode to normal operation

1. Clear software standby mode.
2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.



**Figure 15.35 Clock Stop and Restart Procedure**

## (5) Flash Transfer Destination Address Register (FTDAR)

FTDAR specifies the start address of the on-chip RAM at which to download an on-chip program. FTDAR must be set before setting the SCO bit in FCCS to 1.

Bit	7	6	5	4	3	2	1	0
Bit Name	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	TDER	0	R/W	<p>Transfer Destination Address Setting Error</p> <p>This bit is set to 1 when an error has occurred in setting the start address specified by bits TDA6 to TDA0.</p> <p>A start address error is determined by whether the value set in bits TDA6 to TDA0 is within the range of H'00 to H'02 when download is executed by setting the SCO bit in FCCS to 1. Make sure that this bit is cleared to 0 before setting the SCO bit to 1 and the value specified by bits TDA6 to TDA0 should be within the range of H'00 to H'02.</p> <p>0: The value specified by bits TDA6 to TDA0 is within the range.</p> <p>1: The value specified by bits TDA6 to TDA0 is between H'03 and H'FF and download has stopped.</p>
6	TDA6	0	R/W	Transfer Destination Address
5	TDA5	0	R/W	Specifies the on-chip RAM start address of the download destination. A value between H'00 and H'02, and up to 4 kbytes can be specified as the start address of the on-chip RAM.
4	TDA4	0	R/W	
3	TDA3	0	R/W	
2	TDA2	0	R/W	H'00: H'FF9000 is specified as the start address.
1	TDA1	0	R/W	
0	TDA0	0	R/W	<p>H'01: H'FFA000 is specified as the start address.</p> <p>H'02: H'FFB000 is specified as the start address.</p> <p>H'03 to H'7F: Setting prohibited. (Specifying a value from H'03 to H'7F sets the TDER bit to 1 and stops download of the on-chip program.)</p>


## (1) Serial Interface Setting by Host

The SCI\_4 is set to asynchronous mode, and the serial transmit/receive format is set to 8-bit data, one stop bit, and no parity.

When a transition to SCI boot mode is made, the boot program embedded in this LSI is initiated.

When the boot program is initiated, this LSI measures the low period of asynchronous serial communication data (H'00) transmitted consecutively by the host, calculates the bit rate, and adjusts the bit rate of the SCI\_4 to match that of the host.

When bit rate adjustment is completed, this LSI transmits 1 byte of H'00 to the host as the bit adjustment end sign. When the host receives this bit adjustment end sign normally, it transmits 1 byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again. The bit rate may not be adjusted within the allowable range depending on the combination of the bit rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate of the host and the system clock frequency of this LSI must be as shown in table 21.6.




**Figure 21.7 Automatic-Bit-Rate Adjustment Operation**

**Table 21.6 System Clock Frequency for Automatic-Bit-Rate Adjustment**

Bit Rate of Host	System Clock Frequency of This LSI
9,600 bps	8 to 18 MHz
19,200 bps	8 to 18 MHz

Register Abbreviation	Reset	Module Stop State	Sleep	All-Module-Clock-Stop	Software Standby	Hardware Standby	Module
IFR0	Initialized	—	—	—	—	Initialized	USB
IFR1	Initialized	—	—	—	—	Initialized	
IFR2	Initialized	—	—	—	—	Initialized	
IER0	Initialized	—	—	—	—	Initialized	
IER1	Initialized	—	—	—	—	Initialized	
IER2	Initialized	—	—	—	—	Initialized	
ISR0	Initialized	—	—	—	—	Initialized	
ISR1	Initialized	—	—	—	—	Initialized	
ISR2	Initialized	—	—	—	—	Initialized	
EPDR0i	Initialized	—	—	—	—	Initialized	
EPDR0o	Initialized	—	—	—	—	Initialized	
EPDR0s	Initialized	—	—	—	—	Initialized	
EPDR1	Initialized	—	—	—	—	Initialized	
EPDR2	Initialized	—	—	—	—	Initialized	
EPDR3	Initialized	—	—	—	—	Initialized	
EPSZ0o	Initialized	—	—	—	—	Initialized	
EPSZ1	Initialized	—	—	—	—	Initialized	
DASTS	Initialized	—	—	—	—	Initialized	
FCLR	Initialized	—	—	—	—	Initialized	
EPSTL	Initialized	—	—	—	—	Initialized	
TRG	Initialized	—	—	—	—	Initialized	
DMA	Initialized	—	—	—	—	Initialized	
CVR	Initialized	—	—	—	—	Initialized	
CTLR	Initialized	—	—	—	—	Initialized	
EPIR	Initialized	—	—	—	—	Initialized	
TRNTREG0	Initialized	—	—	—	—	Initialized	
TRNTREG1	Initialized	—	—	—	—	Initialized	
PMDDR	Initialized	—	—	—	—	Initialized	I/O port
PMDR	Initialized	—	—	—	—	Initialized	
PORTM	—	—	—	—	—	—	
PMICR	Initialized	—	—	—	—	Initialized	



**Figure 25.18 Address/Data Multiplexed Access Timing (Wait Control)**  
**(Address Cycle Program Wait × 1 + Data Cycle Program Wait × 1 +**  
**Data Cycle Pin Wait × 1)**