

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 87 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 19x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-UFBGA |
| Supplier Device Package | 100-UFBGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f098vch6 |

List of tables

| Table 1. | STM32F098CC/RC/VC family device features and peripheral counts | 11 |
|-----------|--|----|
| Table 2. | Temperature sensor calibration values | |
| Table 3. | Internal voltage reference calibration values | |
| Table 4. | Capacitive sensing GPIOs available on STM32F098CC/RC/VC devices | 20 |
| Table 5. | Number of capacitive sensing channels available | |
| | on STM32F098CC/RC/VC devices | 20 |
| Table 6. | Timer feature comparison | 21 |
| Table 7. | Comparison of I ² C analog and digital filters | |
| Table 8. | STM32F098CC/RC/VC I ² C implementation | 25 |
| Table 9. | STM32F098CC/RC/VC USART implementation | |
| Table 10. | STM32F098CC/RC/VC SPI/I ² S implementation | 26 |
| Table 11. | Legend/abbreviations used in the pinout table | 33 |
| Table 12. | STM32F098CC/RC/VC pin definitions | 34 |
| Table 13. | Alternate functions selected through GPIOA_AFR registers for port A | 42 |
| Table 14. | Alternate functions selected through GPIOB_AFR registers for port B | 43 |
| Table 15. | Alternate functions selected through GPIOC_AFR registers for port C | 44 |
| Table 16. | Alternate functions selected through GPIOD_AFR registers for port D | |
| Table 17. | Alternate functions selected through GPIOE_AFR registers for port E | |
| Table 18. | Alternate functions selected through GPIOF_AFR registers for port F | 45 |
| Table 19. | STM32F098CC/RC/VC peripheral register boundary addresses | |
| Table 20. | Voltage characteristics | |
| Table 21. | Current characteristics | 54 |
| Table 22. | Thermal characteristics | 54 |
| Table 23. | General operating conditions | 55 |
| Table 24. | Operating conditions at power-up / power-down | 56 |
| Table 25. | Embedded internal reference voltage | |
| Table 26. | Typical and maximum current consumption from V_{DD} supply at $V_{DD} = 1.8 \text{ V} \dots$ | 58 |
| Table 27. | Typical and maximum current consumption in Stop mode | |
| Table 28. | Typical and maximum current consumption from the V _{DDA} supply | 59 |
| Table 29. | Typical and maximum current consumption from the V _{BAT} supply | |
| Table 30. | Typical current consumption, code executing from Flash memory, | |
| | running from HSE 8 MHz crystal | 61 |
| Table 31. | Switching output I/O current consumption | 63 |
| Table 32. | Peripheral current consumption | 64 |
| Table 33. | Low-power mode wakeup timings | 66 |
| Table 34. | High-speed external user clock characteristics | 66 |
| Table 35. | Low-speed external user clock characteristics | |
| Table 36. | HSE oscillator characteristics | 68 |
| Table 37. | LSE oscillator characteristics (f _{LSE} = 32.768 kHz) | 69 |
| Table 38. | HSI oscillator characteristics | |
| Table 39. | HSI14 oscillator characteristics | 72 |
| Table 40. | HSI48 oscillator characteristics | 73 |
| Table 41. | LSI oscillator characteristics | 74 |
| Table 42. | PLL characteristics | 74 |
| Table 43. | Flash memory characteristics | 74 |
| Table 44. | Flash memory endurance and data retention | |
| Table 45. | EMS characteristics | |
| Table 46. | EMI characteristics | 76 |



List of figures

| Figure 1. | Block diagram | . 12 |
|--------------------------|---|------|
| Figure 2. | Clock tree | |
| Figure 3. | UFBGA100 package pinout | |
| Figure 4. | LQFP100 package pinout | |
| Figure 5. | UFBGA64 package pinout | |
| Figure 6. | LQFP64 package pinout | |
| Figure 7. | WLCSP64 package pinout | |
| Figure 8. | LQFP48 package pinout | |
| Figure 9. | UFQFPN48 package pinout | |
| Figure 10. | STM32F098CC/RC/VC memory map | |
| Figure 11. | Pin loading conditions | |
| Figure 12. | Pin input voltage | |
| Figure 13. | Power supply scheme. | |
| Figure 14. | Current consumption measurement scheme | |
| Figure 15. | High-speed external clock source AC timing diagram | |
| Figure 16. | Low-speed external clock source AC timing diagram | |
| Figure 17. | Typical application with an 8 MHz crystal | |
| Figure 18. | Typical application with a 32.768 kHz crystal | |
| Figure 19. | HSI oscillator accuracy characterization results for soldered parts | |
| Figure 20. | HSI14 oscillator accuracy characterization results | |
| Figure 20. | HSI48 oscillator accuracy characterization results | |
| Figure 21. | TC and TTa I/O input characteristics | |
| Figure 22. | Five volt tolerant (FT and FTf) I/O input characteristics | |
| Figure 23. Figure 24. | I/O AC characteristics definition | |
| Figure 24. Figure 25. | Recommended NRST pin protection | |
| Figure 25. Figure 26. | | |
| • | ADC accuracy characteristics | |
| Figure 27. | Typical connection diagram using the ADC | |
| Figure 28. | SPI timing diagram - slave mode and CPHA = 0 | |
| Figure 29. | SPI timing diagram - slave mode and CPHA = 1 | |
| Figure 30. | SPI timing diagram - master mode | |
| Figure 31. | I ² S slave timing diagram (Philips protocol) | |
| Figure 32. | I ² S master timing diagram (Philips protocol) | |
| Figure 33. | UFBGA100 package outline | |
| Figure 34. | Recommended footprint for UFBGA100 package | |
| Figure 35. | UFBGA100 package marking example | |
| Figure 36. | LQFP100 package outline | |
| Figure 37. | Recommended footprint for LQFP100 package | |
| Figure 38. | LQFP100 package marking example | |
| Figure 39. | UFBGA64 package outline | 106 |
| Figure 40. | Recommended footprint for UFBGA64 package | |
| Figure 41. | UFBGA64 package marking example | |
| Figure 42. | WLCSP64 package outline | |
| Figure 43. | Recommended footprint for WLCSP64 package | |
| Figure 44. | WLCSP64 package marking example | |
| Figure 45. | LQFP64 package outline | 112 |
| Figure 46. | Recommended footprint for LQFP64 package | |
| Figure 47. | LQFP64 package marking example | |
| Figure 48. | LQFP48 package outline | 115 |



List of figures

STM32F098CC STM32F098RC STM32F098VC

| Figure 49. | Recommended footprint for LQFP48 package | 116 |
|------------|---|-----|
| Figure 50. | LQFP48 package marking example | 117 |
| Figure 51. | UFQFPN48 package outline | 118 |
| Figure 52. | Recommended footprint for UFQFPN48 package | 119 |
| Figure 53. | UFQFPN48 package marking example | 120 |
| Figure 54. | LQFP64 P _D max versus T _A | 123 |



3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = V_{DDIO1} = 1.8 V ± 8%: external power supply for I/Os (V_{DDIO1}) and digital logic. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, DAC, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC or DAC are used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{DDIO2} = 1.65 to 3.6 V: external power supply for marked I/Os. V_{DDIO2} is provided externally through the VDDIO2 pin. The V_{DDIO2} voltage level is completely independent from V_{DD} or V_{DDA}, but it must not be provided without a valid supply on V_{DD}. The V_{DDIO2} supply is monitored and compared with the internal reference voltage (V_{REFINT}). When the V_{DDIO2} is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt. Refer to the pinout diagrams or tables for concerned I/Os list.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 13: Power supply scheme.

3.5.2 Power-on reset

To guarantee a proper power-on reset, the NPOR pin must be held low until V_{DD} is stable. When V_{DD} is stable, the reset state can be exited either by:

- putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
- forcing the pin to high level by connecting it to V_{DDA}

3.5.3 Low-power modes

The STM32F098CC/RC/VC microcontrollers support two low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.



3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 16 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

| Calibration value name | Description | Memory address |
|------------------------|--|---------------------------|
| TS_CAL1 | TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV) | 0x1FFF F7B8 - 0x1FFF F7B9 |
| TS_CAL2 | TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV) | 0x1FFF F7C2 - 0x1FFF F7C3 |

Table 2. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 3. Internal voltage reference calibration values

| Calibration value name | Description | Memory address |
|------------------------|--|---------------------------|
| VREFINT_CAL | Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV) | 0x1FFF F7BA - 0x1FFF F7BB |





The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop mode capability
- Periodic wakeup unit with programmable resolution and period.
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.16 Inter-integrated circuit interface (I²C)

Up to two I²C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with extra output drive on most of the associated I/Os.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 7. Comparison of I²C analog and digital filters

| Aspect | Analog filter | Digital filter | | |
|--|---|--|--|--|
| Pulse width of suppressed spikes ≥ 50 ns | | Programmable length from 1 to 15 12Cx peripheral clocks | | |
| Benefits | Available in Stop mode | –Extra filtering capability vs.standard requirements–Stable length | | |
| Drawbacks | Variations depending on temperature, voltage, process | Wakeup from Stop on address match is not available when digital filter is enabled. | | |

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts



verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripherals can be served by the DMA controller.

Refer to *Table 8* for the differences between I2C1 and I2C2.

Table 8. STM32F098CC/RC/VC I²C implementation

| I ² C features ⁽¹⁾ | I2C1 | I2C2 |
|--|------|------|
| 7-bit addressing mode | Х | Х |
| 10-bit addressing mode | Х | Х |
| Standard mode (up to 100 kbit/s) | Х | Х |
| Fast mode (up to 400 kbit/s) | Х | Х |
| Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os | Х | Х |
| Independent clock | Х | - |
| SMBus | Х | - |
| Wakeup from STOP | Х | - |

^{1.} X = supported.

3.17 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds up to eight universal synchronous/asynchronous receivers/transmitters (USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1, USART2 and USART3 support also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Table 9. STM32F098CC/RC/VC USART implementation

| USART modes/features ⁽¹⁾ | USART1 USART2 USART3 | USART4 | USART5 USART6 USART7 USART8 |
|-------------------------------------|----------------------------|--------|--------------------------------------|
| Hardware flow control for modem | Х | Х | - |
| Continuous communication using DMA | Х | Х | Х |
| Multiprocessor communication | Х | Х | Х |
| Synchronous mode | Х | Х | Х |
| Smartcard mode | Х | - | - |



Pin numbers Pin functions LQFP48/UFQFPN48 /O structure Pin type Pin name Notes UFBGA100 **UFBGA64** WLCSP64 LQFP100 LQFP64 (function upon Additional **Alternate functions** reset) **functions VSS** S Ground D3 99 D4 63 Α7 47 100 **A8** 48 VDD S C4 E4 64 Digital power supply

Table 12. STM32F098CC/RC/VC pin definitions (continued)

- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF.

 - These GPIOs must not be used as current sources (e.g. to drive an LED).
- 2. After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.
- 3. This pin is powered by VDDA.
- 4. PC6, PC7, PC8, PC9, PA8, PA9, PA10, PA11, PA12, PA13, PF6, PA14, PA15, PC10, PC11, PC12, PD0, PD1 and PD2 I/Os are supplied by VDDIO2
- 5. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.



Table 15. Alternate functions selected through GPIOC_AFR registers for port C

| Pin name | AF0 | AF1 | AF2 |
|----------|------------|---------------------|-----------|
| PC0 | EVENTOUT | USART7_TX | USART6_TX |
| PC1 | EVENTOUT | USART7_RX | USART6_RX |
| PC2 | EVENTOUT | SPI2_MISO, I2S2_MCK | USART8_TX |
| PC3 | EVENTOUT | SPI2_MOSI, I2S2_SD | USART8_RX |
| PC4 | EVENTOUT | USART3_TX | - |
| PC5 | TSC_G3_IO1 | USART3_RX | - |
| PC6 | TIM3_CH1 | USART7_TX | - |
| PC7 | TIM3_CH2 | USART7_RX | - |
| PC8 | TIM3_CH3 | USART8_TX | - |
| PC9 | TIM3_CH4 | USART8_RX | - |
| PC10 | USART4_TX | USART3_TX | - |
| PC11 | USART4_RX | USART3_RX | - |
| PC12 | USART4_CK | USART3_CK | USART5_TX |
| PC13 | - | - | - |
| PC14 | - | - | - |
| PC15 | - | - | - |

Table 16. Alternate functions selected through GPIOD_AFR registers for port D

| Pin name | AF0 | AF1 | AF2 |
|----------|------------|---------------------|---------------|
| PD0 | CAN_RX | SPI2_NSS, I2S2_WS | - |
| PD1 | CAN_TX | SPI2_SCK, I2S2_CK | - |
| PD2 | TIM3_ETR | USART3_RTS | USART5_RX |
| PD3 | USART2_CTS | SPI2_MISO, I2S2_MCK | - |
| PD4 | USART2_RTS | SPI2_MOSI, I2S2_SD | - |
| PD5 | USART2_TX | - | - |
| PD6 | USART2_RX | - | - |
| PD7 | USART2_CK | - | - |
| PD8 | USART3_TX | - | - |
| PD9 | USART3_RX | - | - |
| PD10 | USART3_CK | - | - |
| PD11 | USART3_CTS | - | - |
| PD12 | USART3_RTS | TSC_G8_IO1 | USART8_CK_RTS |
| PD13 | USART8_TX | TSC_G8_IO2 | - |
| PD14 | USART8_RX | TSC_G8_IO3 | - |
| PD15 | CRS_SYNC | TSC_G8_IO4 | USART7_CK_RTS |



| | | | Тур @ V _{ВАТ} | | | | | | | | | |
|--|-----------|--|------------------------|-------|-------|-------|-------|-------|------------------------|---------------------------|----------------------------|------|
| Symbol | Parameter | rameter Conditions | 1.65 V | 1.8 V | 2.4 V | 2.7 V | 3.3 V | 3.6 V | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | Unit |
| I _{DD_VBAT} RTC domain supply current | | LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00' | 0.5 | 0.5 | 0.6 | 0.7 | 0.9 | 1.0 | 1.0 | 1.3 | 1.8 | μΑ |
| | - | LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11' | 0.8 | 0.8 | 0.9 | 1.0 | 1.2 | 1.3 | 1.4 | 1.7 | 2.2 | μΑ |

Table 29. Typical and maximum current consumption from the V_{BAT} supply

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 1.8 V
- All I/O pins are in analog input configuration
- The Flash memory access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively



^{1.} Data based on characterization results, not tested in production.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 32*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in Table 20: Voltage characteristics

Table 32. Peripheral current consumption

| | Peripheral | Typical consumption at 25 °C | Unit |
|-----|--------------------------|------------------------------|------------|
| | BusMatrix ⁽¹⁾ | 3.1 | |
| | CRC | 2.0 | |
| | DMA1 | 5.5 | |
| | DMA2 | 5.1 | |
| | Flash memory interface | 15.4 | |
| | GPIOA | 5.5 | |
| AHB | GPIOB | 5.4 | μΑ/MHz |
| AHD | GPIOC | 3.2 | μΑνίνιι 12 |
| | GPIOD | 3.1 | |
| | GPIOE | 4.0 | |
| | GPIOF | 2.5 | |
| | SRAM | 0.8 | |
| | TSC | 5.5 | |
| | All AHB peripherals | 61.0 | |

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter Conditions ⁽¹⁾ | | Min ⁽²⁾ | Тур | Max ⁽²⁾ | Unit | |
|-------------------------------------|-------------------------------------|--|--------------------|-----|--------------------|------|--|
| f _{OSC_IN} | Oscillator frequency | - | 4 | 8 | 32 | MHz | |
| R _F | Feedback resistor | - | - | 200 | - | kΩ | |
| | | During startup ⁽³⁾ | - | - | 8.5 | | |
| | | V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@8 MHz | - | 0.4 | - | | |
| | | V_{DD} = 1.8 V, Rm = 45 Ω , CL = 10 pF@8 MHz | - | 0.5 | - | | |
| I _{DD} | HSE current consumption | V_{DD} = 1.8 V, Rm = 30 Ω , CL = 5 pF@32 MHz | - | 0.8 | - | mA | |
| | | V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@32 MHz | - | 1 | - | | |
| | | V _{DD} = 1.8 V, Rm = 30 Ω, CL = 20 pF@32 MHz | - | 1.5 | - | | |
| 9 _m | Oscillator transconductance | Startup | 10 | - | - | mA/V | |
| t _{SU(HSE)} ⁽⁴⁾ | Startup time | V _{DD} is stabilized | - | 2 | - | ms | |

Table 36. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



Table 50. I/O static characteristics (continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|---|--|-----|-----|-----|------|
| R _{PU} | Weak pull-up equivalent resistor (3) | V _{IN} = V _{SS} | 25 | 40 | 55 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽³⁾ | V _{IN} = - V _{DDIOx} | 25 | 40 | 55 | kΩ |
| C _{IO} | I/O pin capacitance | - | - | 5 | - | pF |

- 1. Data based on design simulation only. Not tested in production.
- 2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 49: I/O current injection susceptibility*.
- 3. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 22* for standard I/Os, and in *Figure 23* for 5 V-tolerant I/Os. The following curves are design simulation results, not tested in production.



6.3.18 Temperature sensor characteristics

Table 60. TS characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------------------------------|--|------|------|------|-------|
| T _L ⁽¹⁾ | V _{SENSE} linearity with temperature | - | ± 1 | ± 2 | °C |
| Avg_Slope ⁽¹⁾ | Average slope | 4.0 | 4.3 | 4.6 | mV/°C |
| V ₃₀ | Voltage at 30 °C (± 5 °C) ⁽²⁾ | 1.34 | 1.43 | 1.52 | V |
| t _{START} ⁽¹⁾ | ADC_IN16 buffer startup time | - | - | 10 | μs |
| t _{S_temp} ⁽¹⁾ | ADC sampling time when reading the temperature | 4 | - | - | μs |

^{1.} Guaranteed by design, not tested in production.

6.3.19 V_{BAT} monitoring characteristics

Table 61. V_{BAT} monitoring characteristics

| Symbol | Parameter | | Тур | Max | Unit |
|------------------------------------|---|----|--------|-----|------|
| R | Resistor bridge for V _{BAT} | | 2 x 50 | - | kΩ |
| Q | Ratio on V _{BAT} measurement | - | 2 | - | - |
| Er ⁽¹⁾ | Error on Q | -1 | - | +1 | % |
| t _{S_vbat} ⁽¹⁾ | ADC sampling time when reading the V _{BAT} | 4 | - | - | μs |

^{1.} Guaranteed by design, not tested in production.

6.3.20 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 62. TIMx characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|----------------------------|-------------------------------|-----|-------------------------|-----|----------------------|
| t _{res(TIM)} | Timer resolution time | - | - | 1 | - | t _{TIMxCLK} |
| res(TIM) | Time resolution time | f _{TIMxCLK} = 48 MHz | ı | 20.8 | ı | ns |
| f=> | Timer external clock | - | ı | f _{TIMxCLK} /2 | ı | MHz |
| f _{EXT} | frequency on CH1 to CH4 | f _{TIMxCLK} = 48 MHz | - | 24 | - | MHz |
| | 16-bit timer maximum | - | ı | 2 ¹⁶ | ı | t _{TIMxCLK} |
| tury count | period | f _{TIMxCLK} = 48 MHz | ı | 1365 | ı | μs |
| ^t MAX_COUNT | 32-bit counter | - | | 2 ³² | - | t _{TIMxCLK} |
| | maximum period | f _{TIMxCLK} = 48 MHz | - | 89.48 | - | s |



Measured at V_{DDA} = 3.3 V ± 10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 2: Temperature sensor calibration values.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------------------------|------------------------|--------------------|-----|-----|------|
| $t_{su(SD_MR)}$ | Data input setup time | Master receiver | 6 | - | |
| t _{su(SD_SR)} | Data input setup time | Slave receiver | 2 | - | |
| t _{h(SD_MR)} ⁽²⁾ | Data input hold time | Master receiver | 4 | - | |
| t _{h(SD_SR)} (2) | Data input hold time | Slave receiver | 0.5 | - | no |
| t _{v(SD_MT)} ⁽²⁾ | Data output valid time | Master transmitter | - | 4 | ns |
| t _{v(SD_ST)} ⁽²⁾ | Data output valid time | Slave transmitter | - | 31 | |
| t _{h(SD_MT)} | Data output hold time | Master transmitter | 0 | - | |
| t _{h(SD_ST)} | Data output hold time | Slave transmitter | 13 | - | |

Table 67. I²S characteristics⁽¹⁾ (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then T_{PCLK} = 1/ f_{PLCLK} = 125 ns.




Figure 31. I²S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DDIOx}$ and $0.7 \times V_{DDIOx}$
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

7.5 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 45. LQFP64 package outline

1. Drawing is not to scale.

Table 75. LQFP64 package mechanical data

| rabio for Earl of package moonamed data | | | | | | | |
|---|-------|-------------|-------------|--------|-----------------------|--------|--|
| Symbol | | millimeters | millimeters | | inches ⁽¹⁾ | | |
| Symbol | Min | Тур | Max | Min | Тур | Max | |
| Α | - | - | 1.600 | - | - | 0.0630 | |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 | |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 | |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 | |
| С | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 | |
| D | - | 12.000 | - | - | 0.4724 | - | |
| D1 | - | 10.000 | - | - | 0.3937 | - | |
| D3 | - | 7.500 | - | - | 0.2953 | - | |
| E | - | 12.000 | - | - | 0.4724 | - | |
| E1 | - | 10.000 | - | - | 0.3937 | - | |

7.6 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 48. LQFP48 package outline

1. Drawing is not to scale.

Table 77. UFQFPN48 package mechanical data

| Symbol | | millimeters | millimeters | | inches ⁽¹⁾ | | |
|--------|-------|-------------|-------------|--------|-----------------------|--------|--|
| Symbol | Min | Тур | Max | Min | Тур | Max | |
| Α | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 | |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 | |
| D | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 | |
| E | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 | |
| D2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 | |
| E2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 | |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 | |
| Т | - | 0.152 | - | - | 0.0060 | - | |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 | |
| е | - | 0.500 | - | - | 0.0197 | - | |
| ddd | - | - | 0.080 | - | - | 0.0031 | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

7.30

0.20

0.30

0.30

0.55

0.560

0.55

0.560

0.75

0.75

0.75

0.75

0.75

0.75

1. Dimensions are expressed in millimeters.

9 Revision history

Table 80. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 10-Nov-2014 | 1 | Initial release. |
| 19-Nov-2014 | 2 | Updated: - Section: Features on the cover page: changed the number of capacitive sensing channels. - Table: STM32F098xC family device features and peripheral counts: changed the number of GPIOs and capacitive sensing channels. |
| 17-Dec-2015 | 3 | Cover page: the document status to Datasheet - Production data Fast Mode Plus current sink corrected from 20 mA to "extra" Section 2: Description: Table 1: STM32F098CC/RC/VC family device features and peripheral counts- I/O and capacitive channel numbers corrected Section 3: Functional overview: updated Figure 1: Block diagram (number of AF) and Figure 2: Clock tree Section 3.5.3: Low-power modes - added info. on comm. peripherals configurable to operate with HSI Section 3.9.2: Extended interrupt/event controller (EXTI) - number of GPIOs corrected added number of complementary outputs for the general purpose and for the advance control timers in Table 6: Timer feature comparison Section 3.14.3: Basic timersTIM6 and TIM7 - corrected from plain text to numbered title Section 4: Pinouts and pin descriptions: Package pinout figures updated (look and feel) Figure 7: WLCSP64 package pinout - now presented in top view Table 12: STM32F098CC/RC/VC pin definitions - MCO moved from additional to alternate functions column Table 14: Alternate functions selected through GPIOB_AFR registers for port B- CAN_RX and CAN-TX added as AF4 for PB8 and PB9, respectively Table 18: Alternate functions selected through GPIOF_AFR registers for port F- lines PF4 and PF5 removed Section 5: Memory mapping: updated Figure 10: STM32F098CC/RC/VC memory map |

Table 80. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|--|
| | | Section 6: Electrical characteristics: |
| | | Table 37: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. |
| | | Table 25: Embedded internal reference voltage - V_{REFINT} values |
| 10-Jan-2017 | 4 | Table 58: DAC characteristics - min. R _{LOAD} to V _{DDA} defined |
| | | Figure 28: SPI timing diagram - slave mode and CPHA = 0 and Figure 29: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected |
| | | Section 8: Ordering information: |
| | | The name of the section changed from the previous "Part numbering" |

