



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V |
| Data Converters | A/D 8x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg942f1024-qfp64 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32GG942 devices.

Table 1.1. Ordering Information

| Ordering Code | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (ºC) | Package |
|--------------------------|------------|----------|-----------------------|--------------------------|---------------------|---------|
| EFM32GG942F512G-E-QFP64 | 512 | 128 | 48 | 1.98 - 3.8 | -40 - 85 | TQFP64 |
| EFM32GG942F1024G-E-QFP64 | 1024 | 128 | 48 | 1.98 - 3.8 | -40 - 85 | TQFP64 |

Adding the suffix 'R' to the part number (e.g. EFM32GG942F512G-E-QFP64R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.

FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

2.1.26 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG942 to keep track of time and retain data, even if the main power source should drain out.

2.1.27 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

2.1.28 General Purpose Input/Output (GPIO)

In the EFM32GG942, there are 50 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

2.1.29 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x16 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

2.2 Configuration Summary

The features of the EFM32GG942 is a subset of the feature set described in the EFM32GG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

| Module | Configuration | Pin Connections |
|-----------|--------------------|----------------------------------|
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |

Table 2.1. Configuration Summary

3 Electrical Characteristics

3.1 Test Conditions

3.1.1 Typical Values

The typical data are based on T_{AMB} =25°C and V_{DD} =3.0 V, as defined in Table 3.2 (p. 10), unless otherwise specified.

3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), unless otherwise specified.

3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Table 3.1. Absolute Maximum Ratings

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------------------|-----------------------------------|--|------|-----|----------------------|------|
| T _{STG} | Storage tempera- ture range | | -40 | | 150 | °C |
| Τ _S | Maximum soldering temperature | Latest IPC/JEDEC J-STD-020 Standard | | | 260 | °C |
| V _{DDMAX} | External main sup- ply voltage | | 0 | | 3.8 | V |
| VIOPIN | Voltage on any I/O pin | | -0.3 | | V _{DD} +0.3 | V |
| 1 | Current per I/O pin (sink) | | | | 100 | mA |
| I _{IOMAX} | Current per I/O pin (source) | | | | -100 | mA |

3.3 General Operating Conditions


3.3.1 General Operating Conditions

Table 3.2. General Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|------------------------------|------|-----|-----|------|
| T _{AMB} | Ambient temperature range | -40 | | 85 | °C |
| V _{DDOP} | Operating supply voltage | 1.98 | | 3.8 | V |
| f _{APB} | Internal APB clock frequency | | | 48 | MHz |
| f _{AHB} | Internal AHB clock frequency | | | 48 | MHz |



Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = STANDARD


GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.6. Typical Low-Level Output Current, 3V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = STANDARD






GPIO_Px_CTRL DRIVEMODE = HIGH


3.9.3 LFRCO

Table 3.10. LFRCO

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|---------------------------------|--|-----------|-------|--------|-------|------|
| f _{LFRCO} | $\begin{array}{l} Oscillation frequen- \\ cy \ , \ V_{DD} \mbox{=} \ 3.0 \ V, \\ T_{AMB} \mbox{=} \ 25^{\circ} \mbox{C} \end{array}$ | | 31.29 | 32.768 | 34.28 | kHz |
| t _{LFRCO} | Startup time not in- cluding software calibration | | | 150 | | μs |
| I _{LFRCO} | Current consump- tion | | | 300 | 900 | nA |
| TUNESTEP _L . FRCO | Frequency step for LSB change in TUNING value | | | 1.5 | | % |

Figure 3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





3.9.4 HFRCO

Table 3.11. HFRCO

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------------------|--|-----------------------------|-------------------|-------------------|-------------------|--------|
| | | 28 MHz frequency band | 27.5 | 28.0 | 28.5 | MHz |
| | | 21 MHz frequency band | 20.6 | 21.0 | 21.4 | MHz |
| f | Oscillation frequen- | 14 MHz frequency band | 13.7 | 14.0 | 14.3 | MHz |
| f _{HFRCO} | cy, V _{DD} = 3.0 V, T _{AMB} =25°C | 11 MHz frequency band | 10.8 | 11.0 | 11.2 | MHz |
| | | 7 MHz frequency band | 6.48 ¹ | 6.60 ¹ | 6.72 ¹ | MHz |
| | | 1 MHz frequency band | 1.15 ² | 1.20 ² | 1.25 ² | MHz |
| | Settling time after start-up | f _{HFRCO} = 14 MHz | | 0.6 | | Cycles |
| tHFRCO_settling | Settling time after band switch | | | 25 | | Cycles |



Figure 3.22. ADC Absolute Offset, Common Mode = Vdd /2





Figure 3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V





| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------|-----------|--|-----|------|-----|-------------------|
| | | V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0</td"><td></td><td>196</td><td></td><td>μV_{RMS}</td></f<1> | | 196 | | μV _{RMS} |
| | | V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1</td"><td></td><td>229</td><td></td><td>μV_{RMS}</td></f<1> | | 229 | | μV _{RMS} |
| | | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10> | | 1230 | | μV _{RMS} |
| | | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10> | | 2130 | | μV _{RMS} |
| | | RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1> | | 1630 | | μV _{RMS} |
| | | RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1> | | 2590 | | μV _{RMS} |

Figure 3.25. OPAMP Common Mode Rejection Ratio





Figure 3.26. OPAMP Positive Power Supply Rejection Ratio



3.14 Voltage Comparator (VCMP)

Table 3.18. VCMP

| Symbol | Parameter | Condition | Min | Тур | Мах | Unit |
|-------------------------|---------------------------------------|---|------|-----------------|-----|------|
| V _{VCMPIN} | Input voltage range | | | V _{DD} | | V |
| V _{VCMPCM} | VCMP Common Mode voltage range | | | V _{DD} | | V |
| - | Active current | BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register | | 0.3 | 0.6 | μA |
| IVCMP | Active current | BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0. | | 22 | 30 | μA |
| t _{VCMPREF} | Startup time refer- ence generator | NORMAL | | 10 | | μs |
| M | Offect veltage | Single ended | -230 | -40 | 190 | mV |
| V _{VCMPOFFSET} | Offset voltage | Differential | | 10 | | mV |
| V _{VCMPHYST} | VCMP hysteresis | | | 40 | | mV |
| t _{VCMPSTART} | Startup time | | | | 10 | μs |

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

V_{DD Trigger Level}=1.667V+0.034 ×TRIGLEVEL

(3.2)

Table 3.22. I2C Fast-mode Plus (Fm+)

| Symbol | Parameter | Min | Тур | Мах | Unit |
|---------------------|--|------|-----|-------------------|------|
| f _{SCL} | SCL clock frequency | 0 | | 1000 ¹ | kHz |
| t _{LOW} | SCL clock low time | 0.5 | | | μs |
| t _{HIGH} | SCL clock high time | 0.26 | | | μs |
| t _{SU,DAT} | SDA set-up time | 50 | | | ns |
| t _{HD,DAT} | SDA hold time | 8 | | | ns |
| t _{SU,STA} | Repeated START condition set-up time | 0.26 | | | μs |
| t _{HD,STA} | (Repeated) START condition hold time | 0.26 | | | μs |
| t _{SU,STO} | STOP condition set-up time | 0.26 | | | μs |
| t _{BUF} | Bus free time between a STOP and START condition | 0.5 | | | μs |

¹For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32GG Reference Manual.

3.17 USART SPI

Figure 3.31. SPI Master Timing




Table 3.23. SPI Master Timing

| Symbol | Parameter | Condition | Min | Тур | Мах | Unit |
|-----------------------------------|------------------|----------------|--------------------------------|-----|------|------|
| t _{SCLK} ¹² | SCLK period | | 2 * t _{HFPER-} CLK | | | ns |
| t _{CS_MO} ¹² | CS to MOSI | | -2.00 | | 1.00 | ns |
| t _{SCLK_MO¹²} | SCLK to MOSI | | -4.00 | | 3.00 | ns |
| t 12 | MISO setup time | IOVDD = 1.98 V | 36.00 | | | ns |
| t _{SU_MI} ^{1 2} | wildo setup time | IOVDD = 3.0 V | 29.00 | | | ns |
| t _{H_MI} ^{1 2} | MISO hold time | | -4.00 | | | ns |

¹Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^2\text{Measurement}$ done at 10% and 90% of V_{DD} (figure shows 50% of $V_{\text{DD}})$



| | QFP64 Pin# and Name | Pin Alternate Functionality / Description | | | | | |
|-------|------------------------|---|-------------|---------------------------------------|--|--|--|
| Pin # | Pin Name | Analog | Timers | Communication | Other | | |
| | | | | US0_CLK #0 I2C0_SDA #6 | LES_ALTEX6 #0 | | |
| 62 | PE13 | LCD_SEG9 | | US0_TX #3 US0_CS #0 I2C0_SCL #6 | LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5 | | |
| 63 | PE14 | LCD_SEG10 | TIM3_CC0 #0 | LEU0_TX #2 | | | |
| 64 | PE15 | LCD_SEG11 | TIM3_CC1 #0 | LEU0_RX #2 | | | |

4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 54). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

Table 4.2. Alternate functionality overview

| Alternate | LOCATION | | | | | | | |
|---------------|----------|-----|------|---|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMP0_CH4 | PC4 | | | | | | | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 | | | | | | | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 | | | | | | | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 | | | | | | | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | | PD6 | | | | | Analog comparator ACMP0, digital output. |
| ACMP1_O | PF2 | | PD7 | | | | | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 | | | | | | | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1 | PD1 | | | | | | | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 | | | | | | | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 | | | | | | | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 | | | | | | | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 | | | | | | | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 | | | | | | | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 | | | | | | | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 | | | | | | | Bootloader RX. |
| BOOT_TX | PE10 | | | | | | | Bootloader TX. |
| BU_VIN | PD8 | | | | | | | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 | | PD7 | | | | | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 | | | | | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 | | | | | | | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 | | | | | | | Operational Amplifier 1 external negative input. |

EFM[®]32

...the world's most energy friendly microcontrollers

| Alternate | | | LOC | ATION | | | | |
|------------------------|------|---|-----|-------|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_COM0 | PE4 | | | | | | | LCD driver common line number 0. |
| LCD_COM1 | PE5 | | | | | | | LCD driver common line number 1. |
| LCD_COM2 | PE6 | | | | | | | LCD driver common line number 2. |
| LCD_COM3 | PE7 | | | | | | | LCD driver common line number 3. |
| LCD_SEG0 | PF2 | | | | | | | LCD segment line 0. Segments 0, 1, 2 and 3 are con- trolled by SEGEN0. |
| LCD_SEG3 | PF5 | | | | | | | LCD segment line 3. Segments 0, 1, 2 and 3 are con- trolled by SEGEN0. |
| LCD_SEG4 | PE8 | | | | | | | LCD segment line 4. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1. |
| LCD_SEG5 | PE9 | | | | | | | LCD segment line 5. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1. |
| LCD_SEG6 | PE10 | | | | | | | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 | | | | | | | LCD segment line 7. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1. |
| LCD_SEG8 | PE12 | | | | | | | LCD segment line 8. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2. |
| LCD_SEG9 | PE13 | | | | | | | LCD segment line 9. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2. |
| LCD_SEG10 | PE14 | | | | | | | LCD segment line 10. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2. |
| LCD_SEG11 | PE15 | | | | | | | LCD segment line 11. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2. |
| LCD_SEG13 | PA0 | | | | | | | LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 | | | | | | | LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 | | | | | | | LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 | | | | | | | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 | | | | | | | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 | | | | | | | LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG20/ LCD_COM4 | PB3 | | | | | | | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| LCD_SEG21/ LCD_COM5 | PB4 | | | | | | | LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| LCD_SEG22/ LCD_COM6 | PB5 | | | | | | | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| LCD_SEG23/ LCD_COM7 | PB6 | | | | | | | LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LES_ALTEX0 | PD6 | | | | | | | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 | | | | | | | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 | | | | | | | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 | | | | | | | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 | | | | | | | LESENSE alternate exite output 4. |


EFM°32

...the world's most energy friendly microcontrollers

| Alternate | | | LOC | ATION | | | | |
|---------------|------|------|------|-------|------|------|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_ALTEX5 | PE11 | | | | | | | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 | | | | | | | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 | | | | | | | LESENSE alternate exite output 7. |
| LES_CH4 | PC4 | | | | | | | LESENSE channel 4. |
| LES_CH5 | PC5 | | | | | | | LESENSE channel 5. |
| LES_CH6 | PC6 | | | | | | | LESENSE channel 6. |
| LES_CH7 | PC7 | | | | | | | LESENSE channel 7. |
| LETIM0_OUT0 | PD6 | PB11 | PF0 | PC4 | | | | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | | PF1 | PC5 | | | | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 | | | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 | | | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | | | | | | | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 | | | | | | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) positive pin. |
| PCNT0_S0IN | | | | PD6 | | | | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | | | | PD7 | | | | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 | | | | | | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 | | | | | | Pulse Counter PCNT1 input number 1. |
| PCNT2_S0IN | PD0 | PE8 | | | | | | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 | | | | | | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | | | | | | | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | | | | | | | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | | PF5 | | | | | | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | | PE8 | | | | | | Peripheral Reflex System PRS, channel 3. |
| TIM0_CC0 | PA0 | PA0 | | PD1 | PA0 | PF0 | | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | | PD2 | | PF1 | | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | | PD3 | | PF2 | | Timer 0 Capture Compare input / output channel 2. |
| TIM0_CDTI0 | PA3 | | | | | | | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | | | | | | | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | | PF5 | | PC4 | PF5 | | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | | PE10 | | PB7 | PD6 | | | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | | PE11 | | PB8 | PD7 | | | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | | PE12 | | PB11 | | | | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | | PA12 | | | | | | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | | PA13 | | | | | | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | | PA14 | | | | | | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | | | | | | | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | | | | | | | Timer 3 Capture Compare input / output channel 1. |
| US0_CLK | PE12 | PE5 | | | PB13 | PB13 | | USART0 clock input / output. |

4.5 TQFP64 Package

Figure 4.3. TQFP64



Note:

- 1. All dimensions & tolerancing confirm to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package body size.
- 3. Datum 'A,B', and 'B' to be determined at datum plane 'H'.
- 4. To be determined at seating place 'C'.
- 5. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25mm per side. 'D1' and 'E1' are maximum plastic body size dimension including mold mismatch. Dimension 'D1' and 'E1' shall be determined at datum plane 'H'.
- 6. Detail of Pin 1 indicatifier are option all but must be located within the zone indicated.
- 7. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
- 8. Exact shape of each corner is optional.
- 9. These dimension apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip. 10All dimensions are in millimeters.

| DIM | MIN | NOM | MAX | DIM | MIN | NOM | MAX |
|-----|------|------|------|-----|------|-----|------|
| A | - | 1.10 | 1.20 | L1 | | - | - |
| A1 | 0.05 | - | 0.15 | R1 | 0.08 | - | - |
| A2 | 0.95 | 1.00 | 1.05 | R2 | 0.08 | - | 0.20 |

Table 4.4. QFP64 (Dimensions in mm)

| DIM | MIN | NOM | MAX | DIM | MIN | NOM | MAX |
|-----|------|----------|------|-----|------|------|-----|
| b | 0.17 | 0.22 | 0.27 | S | 0.20 | - | - |
| b1 | 0.17 | 0.20 | 0.23 | θ | 0° | 3.5° | 7° |
| с | 0.09 | - | 0.20 | θ1 | 0° | - | - |
| C1 | 0.09 | - | 0.16 | θ2 | 11° | 12° | 13° |
| D | | 12.0 BSC | | θ3 | 11° | 12° | 13° |
| D1 | | 10.0 BSC | | | | | |
| е | | 0.50 BSC | | | | | |
| E | | 12.0 BSC | | | | | |
| E1 | | 10.0 BSC | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | |

The TQFP64 Package is 10 by 10 mm in size and has a 0.5 mm pin pitch.

The TQFP64 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx

5 PCB Layout and Soldering

5.1 Recommended PCB Layout

Figure 5.1. TQFP64 PCB Land Pattern




Table 5.1. QFP64 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) | Symbol | Pin number | Symbol | Pin number |
|--------|-----------|--------|------------|--------|------------|
| а | 1.60 | P1 | 1 | P6 | 48 |
| b | 0.30 | P2 | 16 | P7 | 49 |
| с | 0.50 | P3 | 17 | P8 | 64 |
| d | 11.50 | P4 | 32 | - | - |
| е | 11.50 | P5 | 33 | - | - |

7 Revision History

7.1 Revision 1.40

March 21st, 2016

Added clarification on conditions for INL_{ADC} and DNL_{ADC} parameters.

Reduced maximum and typical current consumption for all EM0 entries except 48 MHz in the Current Consumption table in the Electrical Characteristics section.

Increased maximum specifications for EM2 current, EM3 current, and EM4 current in the Current Consumption table in the Electrical Characteristics section.

Increased typical specification for EM2 and EM3 current at 85 C in the Current Consumption table in the Electrical Characteristics section.

Added EM2, EM3, and EM4 current consumption vs. temperature graphs.

Added a new EM2 entry and specified the existing specification is for EM0 for the BOD threshold on falling external supply voltage in the Power Management table in the Electrical Characteristics section.

Reduced maximum input leakage current in the GPIO table in the Electrical Characteristics section.

Added a maximum current consumption specification to the LFRCO table in the Electrical Characteristics section.

Added maximum specifications for the active current including references for two channels to the DAC table in the Electrical Characteristics section.

Increased the maximum specification for DAC offset voltage in the DAC table in the Electrical Characteristics section.

Increased the typical specifications for active current with FULLBIAS=1 and capacitive sense internal resistance in the ACMP table in the Electrical Characteristics section.

Added minimum and maximum specifications and updated the typical value for the VCMP offset voltage in the VCMP table in the Electrical Characteristics section.

Removed the maximum specification and reduced the typical value for hysteresis in the VCMP table in the Electrical Characteristics section.

Updated all graphs in the Electrical Characteristics section to display data for 2.0 V as the minimum voltage.

7.2 Revision 1.30

May 23rd, 2014

Removed "preliminary" markings

Updated HFRCO figures.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated Current Consumption information.

Updated Power Management information.

A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

B Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.



List of Equations

| 3.1. Total ACMP Active Current | 43 |
|---|----|
| 3.2. VCMP Trigger Level as a Function of Level Setting | 45 |
| 3.3. Total LCD Current Based on Operational Mode and Internal Boost | |