

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1377
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	228
Number of Gates	10000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	256-BFCQFP with Tie Bar
Supplier Device Package	256-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a14100a-cq256b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Dedicated Clocks

Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by special I/Os.



Figure 2-6 • Clock Networks

The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):

- Externally from the CLKA pad
- Externally from the CLKB pad
- Internally from the CLKINA input
- Internally from the CLKINB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel. The function of the clock module is determined by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like resets, output enables, or data enables. This saves logic modules and results in performance increases in some cases.

# **Routing Structure**

The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

# **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a CPGA 175-pin package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} °C/W} = \frac{150°C - 70°C}{25°C/W} = 3.2 \text{ W}$$

EQ 2

Package Type∗	Pin Count	$\theta_{jc}$	θ <sub>ja</sub> Still Air	θ <sub>ja</sub> 300 ft./min.	Units
Ceramic Pin Grid Array	100	20	35	17	°C/W
	133	20	30	15	°C/W
	175	20	25	14	°C/W
	207	20	22	13	°C/W
	257	20	15	8	°C/W
Ceramic Quad Flatpack	132	13	55	30	°C/W
	196	13	36	24	°C/W
	256	13	30	18	°C/W
Plastic Quad Flatpack	100	13	51	40	°C/W
	160	10	33	26	°C/W
	208	10	33	26	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	11	32	25	°C/W
Power Quad Flatpack	208	0.4	17	13	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Plastic Ball Grid Array	225	10	25	19	°C/W
	313	10	23	17	°C/W

#### Table 2-8 • Package Thermal Characteristics

Note: Maximum power dissipation in still air:

PQ160 = 2.4 W PQ208 = 2.4 W PQ100 = 1.6 W VQ100 = 1.9 W TQ176 = 2.5 W PL84 = 2.2 W RQ208 = 4.7 W BG225 = 3.2 W BG313 = 3.5 W

Accelerator Series FPGAs – ACT 3 Family

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.

Item	CEQ Value
Modules (C <sub>EQM</sub> )	6.7
Input Buffers (C <sub>EQI</sub> )	7.2
Output Buffers (C <sub>EQO</sub> )	10.4
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	1.6
Dedicated Clock Buffer Loads (C <sub>EQCD</sub> )	0.7
I/O Clock Buffer Loads (C <sub>EQCI)</sub>	0.9

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.

Power =VCC<sup>2</sup> \* [(m \* C<sub>EQM</sub> \* f<sub>m</sub>)<sub>modules</sub> + (n \* C<sub>EQI</sub> \* f<sub>n</sub>) inputs

+ ( $p * (C_{EQO} + C_L) * f_p$ )outputs

+ 0.5 \* (q1 \* C<sub>EQCR</sub> \* f<sub>q1</sub>)<sub>routed\_Clk1</sub> + (r1 \* fq1)<sub>routed\_Clk1</sub>

+ 0.5 \* (q2 \* C<sub>EQCR</sub> \* fq2)<sub>routed\_Clk2</sub>

+  $(r_2 * f_{q2})_{routed\_Clk2}$  + 0.5 \*  $(s_1 * C_{EQCD} * f_{s1})_{dedicated\_Clk}$ 

+ (s<sub>2</sub> \* C<sub>EQCI</sub> \* f<sub>s2</sub>)<sub>IO\_CIk</sub>]

Where: m = Number of logic modules switching at fm n = Number of input buffers switching at fn p = Number of output buffers switching at  $f_p$ q1 = Number of clock loads on the first routed array clock q2 = Number of clock loads on the second routed array clock  $r_1$  = Fixed capacitance due to first routed array clock r<sub>2</sub> = Fixed capacitance due to second routed array clock s<sub>1</sub> = Fixed number of clock loads on the dedicated array clock s2 = Fixed number of clock loads on the dedicated I/O clock C<sub>FOM</sub> = Equivalent capacitance of logic modules in pF C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF C<sub>EOCR</sub> = Equivalent capacitance of routed array clock in pF C<sub>EQCD</sub> = Equivalent capacitance of dedicated array clock in pF C<sub>EOCI</sub> = Equivalent capacitance of dedicated I/O clock in pF C<sub>1</sub> = Output lead capacitance in pF f<sub>m</sub> = Average logic module switching rate in MHz fn = Average input buffer switching rate in MHz f<sub>p</sub> = Average output buffer switching rate in MHz  $f_{q1}$  = Average first routed array clock rate in MHz  $f_{\alpha 2}$  = Average second routed array clock rate in MHz f<sub>s1</sub> = Average dedicated array clock rate in MHz f<sub>s2</sub> = Average dedicated I/O clock rate in MHz

EQ 5



# **ACT 3 Timing Model**



Note: Values shown for A1425A –1 speed grade device.

Figure 2-10 • Timing Model



### A1425A, A14V25A Timing Characteristics (continued)

Table 2-24 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	dule – TTL Output Timing <sup>1</sup>	-3 Sp	beed <sup>2</sup>	-2 Sp	beed <sup>2</sup>	–1 S	peed	Std.	Speed	3.3 V	Speed <sup>1</sup>	Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		6.5		7.5		8.5		10.0		13.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		6.5		7.5		8.5		10.0		13.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		7.5		7.5		9.0		10.0		13.0	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		11.3		11.3		13.5		15.0		19.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Mod	dule – CMOS Output Timing <sup>1</sup>			-					-	-		
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		6.7		7.5		8.5		10.0		13.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		6.7		7.5		9.0		10.0		13.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		8.9		8.9		10.7		11.8		15.3	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		13.0		13.0		15.6		17.3		22.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF

Notes: \*

1. Delays based on 35 pF loading.

2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.



### A1440A, A14V40A Timing Characteristics

Table 2-26 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic Module Propagation Delays <sup>2</sup>		-3 Sp	beed <sup>3</sup>	–2 S	beed <sup>3</sup>	-1 S	peed	Std. S	Speed	3.3 V	Speed <sup>1</sup>	Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>											•
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Iodule Sequential Timing	-	-			-	-			-	-	
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		250		200		150		125		100	MHz

Notes:

1. VCC = 3.0 V for 3.3 V specifications.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



### A14100A, A14V100A Timing Characteristics

Logic Module Propagation Delays <sup>2</sup>		-3 Speed <sup>3</sup> -2		-2 Sp	-2 Speed <sup>3</sup> -1 S		Speed Std. Spe		speed	peed 3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>			-								
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Iodule Sequential Timing			-								
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.8		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.5		0.5		0.5		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.8		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.5		0.5		0.5		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		6.8		8.0		10.0		13.4		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		200		150		125		100		75	MHz

Notes:

1. VCC = 3.0 V for 3.3 V specifications.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Accelerator Series FPGAs – ACT 3 Family

### SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

### DCLK Diagnostic Clock (Input)

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### VCC 5 V Supply Voltage

HIGH supply voltage.



PQ100								
Pin Number	A1415 Function	A1425 Function						
2	IOCLK, I/O	IOCLK, I/O						
14	CLKA, I/O	CLKA, I/O						
15	CLKB, I/O	CLKB, I/O						
16	VCC	VCC						
17	GND	GND						
18	VCC	VCC						
19	GND	GND						
20	PRA, I/O	PRA, I/O						
27	DCLK, I/O	DCLK, I/O						
28	GND	GND						
29	SDI, I/O	SDI, I/O						
34	MODE	MODE						
35	VCC	VCC						
36	GND	GND						
47	GND	GND						
48	VCC	VCC						
61	PRB, I/O	PRB, I/O						
62	GND	GND						
63	VCC	VCC						
64	GND	GND						
65	VCC	VCC						
67	HCLK, I/O	HCLK, I/O						
77	SDO	SDO						
78	IOPCL, I/O	IOPCL, I/O						
79	GND	GND						
85	VCC	VCC						
86	VCC	VCC						
87	GND	GND						
96	VCC	VCC						
97	GND	GND						

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Accelerator Series FPGAs - ACT 3 Family

	PQ208, RQ208	3	PQ208, RQ208					
Pin Number	A1460, A14V60 Function	A14100, A14V100 Function	Pin Number	A1460, A14V60 Function	A14100, A14V100 Function			
1	GND	GND	115	VCC	VCC			
2	SDI, I/O	SDI, I/O	116	NC	I/O			
11	MODE	MODE	129	GND	GND			
12	VCC	VCC	130	VCC	VCC			
25	VCC	VCC	131	GND	GND			
26	GND	GND	132	VCC	VCC			
27	VCC	VCC	145	VCC	VCC			
28	GND	GND	146	GND	GND			
40	VCC	VCC	147	NC	I/O			
41	VCC	VCC	148	VCC	VCC			
52	GND	GND	156	IOCLK, I/O	IOCLK, I/O			
53	NC	I/O	157	GND	GND			
60	VCC	VCC	158	NC	I/O			
65	NC	I/O	164	VCC	VCC			
76	PRB, I/O	PRB, I/O	180	CLKA, I/O	CLKA, I/O			
77	GND	GND	181	CLKB, I/O	CLKB, I/O			
78	VCC	VCC	182	VCC	VCC			
79	GND	GND	183	GND	GND			
80	VCC	VCC	184	VCC	VCC			
82	HCLK, I/O	HCLK, I/O	185	GND	GND			
98	VCC	VCC	186	PRA, I/O	PRA, I/O			
102	NC	I/O	195	NC	I/O			
103	SDO	SDO	201	VCC	VCC			
104	IOPCL, I/O	IOPCL, I/O	205	NC	I/O			
105	GND	GND	208	DCLK, I/O	DCLK, I/O			
114	VCC	VCC	<u> </u>					

Notes:

1. All unlisted pin numbers are user I/Os.

2. NC denotes no connection.

3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# **TQ176**



Note: This is the top view.

### Note

Microsemi

Accelerator Series FPGAs – ACT 3 Family

VQ100								
Pin Number	A1415, A14V15 Function	A1425, A14V25 Function	A1440, A14V40 Function					
1	GND	GND	GND					
2	SDI, I/O	SDI, I/O	SDI, I/O					
7	MODE	MODE	MODE					
8	VCC	VCC	VCC					
9	GND	GND	GND					
20	VCC	VCC	VCC					
21	NC	I/O	I/O					
34	PRB, I/O	PRB, I/O	PRB, I/O					
35	VCC	VCC	VCC					
36	GND	GND	GND					
37	VCC	VCC	VCC					
39	HCLK, I/O	HCLK, I/O	HCLK, I/O					
49	SDO	SDO	SDO					
50	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O					
51	GND	GND	GND					
57	VCC	VCC	VCC					
58	VCC	VCC	VCC					
67	VCC	VCC	VCC					
68	GND	GND	GND					
69	GND	GND	GND					
74	NC	I/O	I/O					
75	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O					
87	CLKA, I/O	CLKA, I/O	CLKA, I/O					
88	CLKB, I/O	CLKB, I/O	CLKB, I/O					
89	VCC	VCC	VCC					
90	VCC	VCC	VCC					
91	GND	GND	GND					
92	PRA, I/O	PRA, I/O	PRA, I/O					
93	NC	I/O	I/O					
100	DCLK, I/O	DCLK, I/O	DCLK, I/O					

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# CQ132



Note: This is the top view

### Note

Microsemi

Accelerator Series FPGAs - ACT 3 Family

	CQ196	CQ196					
Pin Number	A1460 Function	Pin Number	A1460 Function				
1	GND	101	GND				
2	SDI, I/O	110	VCC				
11	MODE	111	VCC				
12	VCC	112	GND				
13	GND	137	VCC				
37	GND	138	GND				
38	VCC	139	GND				
39	VCC	140	VCC				
51	GND	148	IOCLK, I/O				
52	GND	149	GND				
59	VCC	155	VCC				
64	GND	162	GND				
77	HCLK, I/O	172	CLKA, I/O				
79	PRB, I/O	173	CLKB, I/O				
86	GND	174	PRA, I/O				
94	VCC	183	GND				
98	GND	189	VCC				
99	SDO	193	GND				
100	IOPCL, I/O	196	DCLK, I/O				

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Microsemi

# BG313



#### Note: This is the top view.

#### Note



# PG133



Note: This is the top view.

#### Note



# PG207



#### Note: This is the top view.

#### Note



Datasheet Information

Revision	Changes	Page
Revision 2 (continued)	In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued:	
	"BG225"	3-20
	"PG100"	3-24
	"PG133"	3-26
	"PG175"	3-28
Revision 1 (June 2006)	RoHS compliant information was added to the "Ordering Information" section.	П

# **Datasheet Categories**

### Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

### Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

### Production

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

# Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.