



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	200
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	70
Number of Gates	1500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1415a-1pl84c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Accelerator Series FPGAs - ACT 3 Family

		Speed	Grade ¹			Applic	Application ¹			
Device/Package	Std.	Std1 -2 -3		С	I	М	В			
A14V40A Device	114V40A Device									
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	-	_	_	✓	_	_	-		
100-Pin Very Thin Quad Flatpack (VQFP)	1	_	_	_	✓	_	_	_		
160-Pin Plastic Quad Flatpack (PQFP)	1	_	_	_	1	-	-	_		
176-Pin Thin Quad Flatpack (TQFP)	1	_	_	_	1	_	-	_		
A1460A Device										
160-Pin Plastic Quad Flatpack (PQFP)	√	✓	D	D	✓	✓	_	_		
176-Pin Thin Quad Flatpack (TQFP)	✓	1	D	D	1	1	-	-		
196-Pin Ceramic Quad Flatpack (CQFP)	1	1	_	-	1	-	1	✓		
207-Pin Ceramic Pin Grid Array (CPGA)	✓	1	D	D	1	-	1	✓		
208-Pin Plastic Quad Flatpack (PQFP)	✓	1	D	D	1	1	-	-		
225-Pin Plastic Ball Grid Array (BGA)	D	D	D	D	D	-	-	-		
A14V60A Device	•	•	•	•	•	•	•			
160-Pin Plastic Quad Flatpack (PQFP)	✓	_	_	_	1	_	-	_		
176-Pin Thin Quad Flatpack (TQFP)	✓	_	_	-	1	-	-	_		
208-Pin Plastic Quad Flatpack (PQFP)	✓	-	_	-	1	-	-	-		
A14100A Device										
208-Pin Power Quad Flatpack (RQFP)	✓	1	D	D	1	✓	-	_		
257-Pin Ceramic Pin Grid Array (CPGA)	✓	1	D	D	1	-	1	✓		
313-Pin Plastic Ball Grid Array (BGA)	✓	1	D	D	1	-	-	_		
256-Pin Ceramic Quad Flatpack (CQFP)	✓	✓	-	_	✓	_	1	✓		
A14V100A Device	•		-			•	-	•		
208-Pin Power Quad Flatpack (RQFP)	✓	-	_	-	✓	_	-	_		
313-Pin Plastic Ball Grid Array (BGA)	1	_	_	_	1	_	_	_		

Notes:

Applications:
 C = Commercial
 I = Industrial
 M = Military
 Commercial only

Availability: ✓ = Available P = Planned – = Not planned D = Discontinued Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std. -3 = Approx. 35% faster than Std. (-2 and -3 speed grades have been discontinued.)

IV Revision 3



ACT 3 Family Overview

Table of Contents

General Description	
Detailed Specifications	
Topology	2-1
Logic Modules	
I/Os	2-3
Clock Networks	2-4
Routing Structure	2-5
5 V Operating Conditions	2-9
3.3 V Operating Conditions	2-10
Package Thermal Characteristics	2-11

 ACT 3 Timing Model
 2-16

 Pin Descriptions
 2-42

Package Pin Assignments

ACT 3 Timing Model

L84	. 3-1
Q100	. 3-3
Q160	. 3-5
Q208, RQ208	. 3-8
Q100	3-12
Q132	3-14
Q196	
Q256	3-18
G225	
G313	3-22
G100	
G133	
G175	3-28
G207	
G257	3-32

Datasheet Information

List of Changes	4-
Datasheet Categories	4-
Safety Critical, Life Support, and High-Reliability Applications Policy	4-3

۷I Revision 3



2 - Detailed Specifications

This section of the datasheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. The on-chip circuitry required to program the devices is not covered.

Topology

The ACT 3 family architecture is composed of six key elements: Logic modules, I/O modules, I/O Pad Drivers, Routing Tracks, Clock Networks, and Programming and Test Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 2-1.




Figure 2-1 • Generalized Floor Plan of ACT 3 Device



Detailed Specifications

The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

2-4 Revision 3

Dedicated Clocks

Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by special I/Os.




Figure 2-6 • Clock Networks

The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):

- Externally from the CLKA pad
- Externally from the CLKB pad
- · Internally from the CLKINA input
- · Internally from the CLKINB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel. The function of the clock module is determined by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like resets, output enables, or data enables. This saves logic modules and results in performance increases in some cases.

Routing Structure

The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:

Table 2-13 • Guidelines for Predicting Power Dissipation

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (CL)	35 pF
Average logic module switching rate (fm)	F/10
Average input switching rate (fn)	F/5
Average output switching rate (fp)	F/10
Average first routed array clock rate (fq1)	F/2
Average second routed array clock rate (fq2)	F/2
Average dedicated array clock rate (fs1)	F
Average dedicated I/O clock rate (fs2)	F




Figure 2-11 • Output Buffers




Figure 2-12 • AC Test Loads




Figure 2-13 • Input Buffer Delays



Detailed Specifications

A1415A, A14V15A Timing Characteristics

Table 2-18 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C¹

Module Propagation Delays ²	-3 S	peed ³	-2 S _l	peed ³ -1 Speed		Std. Speed		3.3 V Speed ¹		Units	
Parameter/Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
ed Routing Delays ⁴											
FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Module Sequential Timing											
Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
Flip-Flop Clock Frequency		250		200		150		125		100	MHz
	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q ed Routing Delays ⁴ FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay Indule Sequential Timing Flip-Flop Data Input Setup Flip-Flop Data Input Hold Latch Data Input Hold Asynchronous Pulse Width Flip-Flop Clock Input Period	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q Red Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 10 Routing Delay FIIp-Flop Data Input Setup FIIp-Flop Data Input Hold Asynchronous Pulse Width FIIp-Flop Clock Pulse Width FIIp-Flop Clock Input Period FIIp-Flop Clock Input Period FIIp-Flop Clock Input Period FIID-Flop Clock Input Period	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q 2.0 Red Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 1.4 FO = 1.7 FO = 1.4 FO = 1.	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q Ed Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay Indule Sequential Timing Flip-Flop Data Input Setup Latch Data Input Setup Asynchronous Pulse Width Flip-Flop Clock Input Period Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Asynchronous Clear to Q 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q Asynchronous Clear to Q Ed Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 1 Routing Delay FO = 8 Routing Delay FIIp-Flop Data Input Setup FIIp-Flop Data Input Hold Asynchronous Pulse Width FIIp-Flop Clock Pulse Width FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop	Inter/Description Min. Max. Min. Max. Min. Max. Min. Internal Array Module 2.0 2.3 2.4 2.3 2.3 2.4 1.0 2.4 1.4 1.6 2.4 1.4 1.6 2.4 1.4 1.6 2.4 1.9 2.4 1.9 2.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2	Inter/Description Min. Max. Alex 2.6 Sequential Clock to Q 2.0 2.0 2.3 2.6 2.6 Asynchronous Clear to Q 2.0 2.0 2.3 2.6 2.6 Bed Routing Delays 0.9 1.0 1.1 1.6 1.8 1.6 1.8 FO = 4 Routing Delay 1.7 1.9 2.2 3.2 3.6 1.6 1.8 1.9 1.0 1.9 1.0 1.0 1.0 1.0 1.0 1.0 1.0	Inter/Description Min. Max. Min. Min. Max. Min. As Ed Routing Delays 2.0 1.0 1.0 1.1 1.6 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.9 2.2 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8 1.8<	Inter/Description Min. Max. Alo 3.0 Sequential Clock to Q 2.0 2.3 2.3 2.6 3.0 3.0 Ed Routing Delays 0.9 1.0 1.1 1.3 1.3 FO = 2 Routing Delay 1.4 1.6 1.8 2.1 FO = 3 Routing Delay 1.7 1.9 2.2 2.5 FO = 8 Routing Delay 2.8 3.2 3.6 4.2 Module Sequential Timing Flip-Flop Data Input Hold 0.0 </td <td>Inter/Description Min. Max. Min.<td> Min. Max. Min. Min. Max. Min. Min. Min. Max. Min. Min. Min. Min. Min. Min. Min. Min. Min. </td></td>	Inter/Description Min. Max. Min. <td> Min. Max. Min. Min. Max. Min. Min. Min. Max. Min. Min. Min. Min. Min. Min. Min. Min. Min. </td>	Min. Max. Min. Min. Max. Min. Min. Min. Max. Min. Min. Min. Min. Min. Min. Min. Min. Min.

Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$ or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 3. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:

PDN March 2001

PDN 0104

PDN 0203

PDN 0604

PDN 1004

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-22 Revision 3

A1425A, A14V25A Timing Characteristics (continued)

Table 2-23 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Mod	dule Input Propagation Delays	-3 Sp	peed ¹	-2 Sp	peed ¹	-1 S	-1 Speed		Speed	3.3 V Speed ¹		Units
Parame	eter/Description	Min.	Max.	Min.	Min. Max. Min. Max.		Min. Max.		Min. Max.			
t _{INY}	Input Data Pad to Y		2.8		3.2		3.6		4.2		5.5	ns
t _{ICKY}	Input Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{ICLRY}	Input Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{OCLRY}	Output Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
Predict	ed Input Routing Delays ²											
t _{RD1}	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t _{RD2}	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t _{RD3}	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t _{RD4}	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t _{RD8}	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
I/O Mod	dule Sequential Timing (wrt IOCLK	pad)	•	•					•	•	•	
t _{INH}	Input F-F Data Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU}	Input F-F Data Setup	1.8		2.0		2.3		2.7		3.0		ns
t _{IDEH}	Input Data Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{IDESU}	Input Data Enable Setup	5.8		6.5		7.5		8.6		8.6		ns
t _{OUTH}	Output F-F Data hold	0.7		0.8		0.9		1.0		1.0		ns
t _{OUTSU}	Output F-F Data Setup	0.7		0.8		0.9		1.0		1.0		ns
t _{ODEH}	Output Data Enable Hold	0.3		0.4		0.4		0.5		0.5		ns
f _{ODESU}	Output Data Enable Setup	1.3		1.5		1.7		2.0		2.0		ns
Motos:	<u>.</u>	-	-				-				•	

Notes: *

^{1.} The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.

A1425A, A14V25A Timing Characteristics (continued)

Table 2-25 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J = 70^{\circ}$ C

Dedicate	d (hardwired) I/O Clock Network	–3 Sp	eed ¹	–2 Sp	oeed ¹	–1 S	peed	Std.	Speed	3.3 V Speed ¹		Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{IOCKH}	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t _{IOPWH}	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t _{IPOWL}	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t _{IOSAPW}	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t _{iocksw}	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t _{IOP}	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f _{IOMAX}	Maximum Frequency		250		200		150		125		100	MHz
Dedicate	d (hardwired) Array Clock											
t _{HCKH}	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t _{HCKL}	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t _{HPWH}	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t _{HPWL}	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t _{HCKSW}	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t _{HP}	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f _{HMAX}	Maximum Frequency		250		200		150		125		100	MHz
Routed A	rray Clock Networks	•					•			•		
t _{RCKH}	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t _{RCKL}	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t _{RPWH}	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t _{RPWL}	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t _{RCKSW}	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t _{RP}	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f _{RMAX}	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
Clock-to-	Clock Skews											
t _{IOHCKSW}	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t _{IORCKSW}	I/O Clock to R-Clock Skew (FO = 64) (FO = 80)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	3.0 3.0	ns
t _{HRCKSW}	H-Clock to R-Clock Skew (FO = 64) (FO = 80)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns

Notes:

^{1.} The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

^{2.} Delays based on 35 pF loading.



Detailed Specifications

A1460A, A14V60A Timing Characteristics (continued)

Table 2-32 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Mod	dule – TTL Output Timing ¹	-3 S _I	peed ²	-2 Sp	-2 Speed ²		-1 Speed		Speed	3.3 V Speed ¹		Units
Parame	eter/Description	Min.	Max.	Min. Max.		Min. Max.		Min. Max.		Min. Max.		
t _{DHS}	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t _{DLS}	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t _{ENZHS}	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, High Slew		7.8		8.7		9.9		11.6		15.1	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, High Slew		9.0		9.0		10.0		11.5		15.0	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Low Slew		12.8		12.8		15.3		17.0		22.1	ns
d _{TLHHS}	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d _{TLHLS}	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d _{THLHS}	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d _{THLLS}	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Mod	dule – CMOS Output Timing ¹											
t _{DHS}	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t _{DLS}	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t _{ENZHS}	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, High Slew		7.4		8.3		9.4		11.0		14.3	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, High Slew		10.4		10.4		12.1		13.8		17.9	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Low Slew		14.5		14.5		17.4		19.3		25.1	ns
d_TLHHS	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d _{TLHLS}	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d _{THLHS}	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d _{THLLS}	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF


Notes:

2-36 Revision 3

^{1.} Delays based on 35 pF loading.

^{2.} The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

PQ160



Note: This is the top view of the package

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



Package Pin Assignments

PQ160							
Pin Number	A1425, A14V25 Function	A1440, A14V40 Function	A1460, A14V60 Function				
1	GND	GND	GND				
2	SDI, I/O	SDI, I/O	SDI, I/O				
5	NC	I/O	I/O				
9	MODE	MODE	MODE				
10	VCC	VCC	VCC				
14	NC	I/O	I/O				
15	GND	GND	GND				
18	VCC	VCC	VCC				
19	GND	GND	GND				
20	NC	I/O	I/O				
24	NC	I/O	I/O				
27	NC	I/O	I/O				
28	VCC	VCC	VCC				
29	VCC	VCC	VCC				
40	GND	GND	GND				
41	NC	I/O	I/O				
43	NC	I/O	I/O				
45	NC	I/O	I/O				
46	VCC	VCC	VCC				
47	NC	I/O	I/O				
49	NC	I/O	I/O				
51	NC	I/O	I/O				
53	NC	I/O	I/O				
58	PRB, I/O	PRB, I/O	PRB, I/O				
59	GND	GND	GND				
60	VCC	VCC	VCC				
62	HCLK, I/O	HCLK, I/O	HCLK, I/O				
63	GND	GND	GND				
74	NC	I/O	I/O				
75	VCC	VCC	VCC				
76	NC	I/O	I/O				
77	NC	I/O	I/O				
78	NC	I/O	I/O				
79	SDO	SDO	SDO				
80	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O				
81	GND	GND	GND				
90	VCC	VCC	VCC				
91	VCC	VCC	VCC				

3-6 Revision 3

PQ160							
Pin Number	A1425, A14V25 Function	A1440, A14V40 Function	A1460, A14V60 Function				
92	NC	I/O	I/O				
93	NC	I/O	I/O				
98	GND	GND	GND				
99	VCC	VCC	VCC				
100	NC	I/O	I/O				
103	GND	GND	GND				
107	NC	I/O	I/O				
109	NC	I/O	I/O				
110	VCC	VCC	VCC				
111	GND	GND	GND				
112	VCC	VCC	VCC				
113	NC	I/O	I/O				
119	NC	I/O	I/O				
120	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O				
121	GND	GND	GND				
124	NC	I/O	I/O				
127	NC	I/O	I/O				
136	CLKA, I/O	CLKA, I/O	CLKA, I/O				
137	CLKB, I/O	CLKB, I/O	CLKB, I/O				
138	VCC	VCC	VCC				
139	GND	GND	GND				
140	VCC	VCC	VCC				
141	GND	GND	GND				
142	PRA, I/O	PRA, I/O	PRA, I/O				
143	NC	I/O	I/O				
145	NC	I/O	I/O				
147	NC	I/O	I/O				
149	NC	I/O	I/O				
151	NC	I/O	I/O				
153	NC	I/O	I/O				
154	VCC	VCC	VCC				
160	DCLK, I/O	DCLK, I/O	DCLK, I/O				


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

PQ208, RQ208



Note: This is the top view of the package

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-8 Revision 3

	,	/Q100	
Pin Number	A1415, A14V15 Function	A1425, A14V25 Function	A1440, A14V40 Function
1	GND	GND	GND
2	SDI, I/O	SDI, I/O	SDI, I/O
7	MODE	MODE	MODE
8	VCC	VCC	VCC
9	GND	GND	GND
20	VCC	VCC	VCC
21	NC	I/O	I/O
34	PRB, I/O	PRB, I/O	PRB, I/O
35	VCC	VCC	VCC
36	GND	GND	GND
37	VCC	VCC	VCC
39	HCLK, I/O	HCLK, I/O	HCLK, I/O
49	SDO	SDO	SDO
50	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O
51	GND	GND	GND
57	VCC	VCC	VCC
58	VCC	VCC	VCC
67	VCC	VCC	VCC
68	GND	GND	GND
69	GND	GND	GND
74	NC	I/O	I/O
75	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O
87	CLKA, I/O	CLKA, I/O	CLKA, I/O
88	CLKB, I/O	CLKB, I/O	CLKB, I/O
89	VCC	VCC	VCC
90	VCC	VCC	VCC
91	GND	GND	GND
92	PRA, I/O	PRA, I/O	PRA, I/O
93	NC	I/O	I/O
100	DCLK, I/O	DCLK, I/O	DCLK, I/O

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Accelerator Series FPGAs – ACT 3 Family

	CQ196
Pin Number	A1460 Function
1	GND
2	SDI, I/O
11	MODE
12	VCC
13	GND
37	GND
38	VCC
39	VCC
51	GND
52	GND
59	VCC
64	GND
77	HCLK, I/O
79	PRB, I/O
86	GND
94	VCC
98	GND
99	SDO
100	IOPCL, I/O

CQ196		
Pin Number	A1460 Function	
101	GND	
110	VCC	
111	VCC	
112	GND	
137	VCC	
138	GND	
139	GND	
140	VCC	
148	IOCLK, I/O	
149	GND	
155	VCC	
162	GND	
172	CLKA, I/O	
173	CLKB, I/O	
174	PRA, I/O	
183	GND	
189	VCC	
193	GND	
196	DCLK, I/O	


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

PG133



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-26 Revision 3



4 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 3 (January 2012)	· '	
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35820).	3-1
Revision 2 (September 2011)	The ACT 3 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	N/A
	The datasheet was revised to note in multiple places that speed grades –2 and –3 have been discontinued. The following device/package combinations have been discontinued for all speed grades and temperatures (SAR 33872): A1415 PG100 A1425 PG133 A1440 PG175 A1460 BG225 Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004.	I and others
	The "Features" section was revised to state the clock-to-ouput time and on-chip performance for -1 speed grade as 9.0 ns and 186 MHz. The "General Description" section was revised in accordance (SAR 33872).	I
	The maximum performance values were updated in Table 1 • ACT 3 Family Product Information, and now reflect worst-case commercial for the -1 speed grade (SAR 33872).	I
	The "Product Plan" table was updated as follows to conform to current offerings (SAR 33872): The A1415A device is offered in PL84, PG100, and VQ100 packages for Military application. The A1440A device is offered in TQ176 and VQ100 packages for Industrial application.	III
	Table 1-1 • Chip-to-Chip Performance (worst-case commercial) was updated to include data for all speed grades instead of only –3 (SAR 33872).	1-2
	Figure 1-1 • Predictable Performance (worst-case commercial, -1 speed grade) was revised to reflect values for the -1 speed grade (SAR 33872).	1-1
	Figure 2-10 • Timing Model was updated to show data for the –1 speed grade instead of –3 (SAR 33872).	2-16
	Table 2-14 • Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions was updated to include data for all speed grades instead of only –3 (SAR 33872).	2-20
	Package names used in the "Package Pin Assignments" section and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	3-1



Datasheet Information

Revision	Changes	Page
Revision 2 (continued)	In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued:	
	"BG225"	3-20
	"PG100"	3-24
	"PG133"	3-26
	"PG175"	3-28
Revision 1 (June 2006)	RoHS compliant information was added to the "Ordering Information" section.	II

4-2 Revision 3