E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 200 |
| Number of Logic Elements/Cells | · |
| Total RAM Bits | - |
| Number of I/O | 70 |
| Number of Gates | 1500 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1415a-1pl84i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5 V Operating Conditions

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | -0.5 to +7.0 | V |
| VI | Input voltage | -0.5 to VCC + 0.5 | V |
| VO | Output voltage | -0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | -65 to +150 | °C |

Table 2-2 • Absolute Maximum Ratings¹, Free Air Temperature Range

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|----------------------------|------------|------------|-------------|-------|
| Temperature range* | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| 5 V power supply tolerance | ±5 | ±10 | ±10 | %VCC |

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

| | | | Cor | nmercial | In | dustrial | Ν | Ailitary | |
|--------------------|--------------------------------|---------------------------------|----------|-------------|------|-----------|------|-----------|-------|
| Symbol | Parameter | Test Condition | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| VOH ^{1,2} | High level output | IOH = -4 mA (CMOS) | _ | - | 3.7 | _ | 3.7 | - | V |
| | | IOH = –6 mA (CMOS) | 3.84 | | | | | | V |
| | | IOH = –10 mA (TTL) ³ | 2.40 | | | | | | V |
| VOL ^{1,2} | Low level output | IOL = +6 mA (CMOS) | | 0.33 | | 0.4 | | 0.4 | V |
| | | IOL = +12 mA (TTL) ³ | | 0.50 | | | | | |
| VIH | High level input | TTL inputs | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIL | Low level input | TTL inputs | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| IIN | Input leakage | VI = VCC or GND | -10 | +10 | -10 | +10 | -10 | +10 | μΑ |
| IOZ | 3-state output leakage | VO = VCC or GND | -10 | +10 | -10 | +10 | -10 | +10 | μΑ |
| C _{IO} | I/O capacitance ^{3,4} | | | 10 | | 10 | | 10 | pF |
| ICC(S) | Standby VCC supply cu | irrent (typical = 0.7 mA) | | 2 | | 10 | | 20 | mA |
| ICC(D) | Dynamic VCC supply c | urrent. See the Power Dis | ssipatio | on section. | | | | | |

Table 2-4 • Electrical Specifications

Notes:

1. Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.

2. Tested one output at a time, VCC = minimum.

3. Not tested; for information only.

4. VOUT = 0 V, f = 1 MHz

5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.



3.3 V Operating Conditions

| Table 2-3 • Apsolute Maximum Ratings , Free Air Temperature Rang | Table 2-5 • | Absolute Maximum | Ratings ¹ . Free Air | r Temperature Range |
|--|-------------|------------------|---------------------------------|---------------------|
|--|-------------|------------------|---------------------------------|---------------------|

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | -0.5 to +7.0 | V |
| VI | Input voltage | -0.5 to VCC + 0.5 | V |
| VO | Output voltage | -0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | -65 to +150 | °C |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-6 • Recommended Operating Conditions

| Parameter | Commercial | Units |
|------------------------|------------|-------|
| Temperature range* | 0 to +70 | °C |
| Power supply tolerance | 3.0 to 3.6 | V |

Note: *Ambient temperature (T_A) is used for commercial.

| Table 2-7 • Elec | ctrical Sr | oecifications |
|------------------|------------|---------------|
|------------------|------------|---------------|

| Parameter | | C | Commercial | | |
|--|-----------------|------|------------|-------|--|
| | | Min. | Max. | Units | |
| VOH ¹ | IOH = -4 mA | 2.15 | _ | V | |
| | IOH = -3.2 mA | 2.4 | | V | |
| VOL ¹ | IOL = 6 mA | | 0.4 | V | |
| VIL | | -0.3 | 0.8 | V | |
| VIH | | 2.0 | VCC + 0.3 | V | |
| Input transition time t _R , t _F ² | VI = VCC or GND | -10 | +10 | μA | |
| C _{IO} I/O Capacitance ^{2,3} | | | 10 | pF | |
| Standby current, ICC ⁴ (typical = 0 |).3 mA) | | 0.75 | mA | |
| Leakage current ⁵ | | -10 | 10 | μA | |

1. Only one output tested at a time. VCC = minimum.

2. Not tested; for information only.

3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f - 1 MHz.

4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.

5. VO, VIN = VCC or GND

Accelerator Series FPGAs – ACT 3 Family

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.

| Item | CEQ Value |
|--|-----------|
| Modules (C _{EQM}) | 6.7 |
| Input Buffers (C _{EQI}) | 7.2 |
| Output Buffers (C _{EQO}) | 10.4 |
| Routed Array Clock Buffer Loads (C _{EQCR}) | 1.6 |
| Dedicated Clock Buffer Loads (C _{EQCD}) | 0.7 |
| I/O Clock Buffer Loads (C _{EQCI)} | 0.9 |

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.

Power =VCC² * [(m * C_{EQM} * f_m)_{modules} + (n * C_{EQI} * f_n) inputs

+ ($p * (C_{EQO} + C_L) * f_p$)outputs

+ 0.5 * (q1 * C_{EQCR} * f_{q1})_{routed_Clk1} + (r1 * fq1)_{routed_Clk1}

+ 0.5 * (q2 * C_{EQCR} * fq2)_{routed_Clk2}

+ $(r_2 * f_{q2})_{routed_Clk2}$ + 0.5 * $(s_1 * C_{EQCD} * f_{s1})_{dedicated_Clk}$

+ (s₂ * C_{EQCI} * f_{s2})_{IO_CIk}]

Where: m = Number of logic modules switching at fm n = Number of input buffers switching at fn p = Number of output buffers switching at f_p q1 = Number of clock loads on the first routed array clock q2 = Number of clock loads on the second routed array clock r_1 = Fixed capacitance due to first routed array clock r₂ = Fixed capacitance due to second routed array clock s₁ = Fixed number of clock loads on the dedicated array clock s2 = Fixed number of clock loads on the dedicated I/O clock C_{FOM} = Equivalent capacitance of logic modules in pF C_{EQI} = Equivalent capacitance of input buffers in pF C_{EOO} = Equivalent capacitance of output buffers in pF C_{EOCR} = Equivalent capacitance of routed array clock in pF C_{EQCD} = Equivalent capacitance of dedicated array clock in pF C_{EOCI} = Equivalent capacitance of dedicated I/O clock in pF C₁ = Output lead capacitance in pF f_m = Average logic module switching rate in MHz fn = Average input buffer switching rate in MHz f_p = Average output buffer switching rate in MHz f_{q1} = Average first routed array clock rate in MHz $f_{\alpha 2}$ = Average second routed array clock rate in MHz f_{s1} = Average dedicated array clock rate in MHz f_{s2} = Average dedicated I/O clock rate in MHz

EQ 5



Table 2-11 • Fixed Capacitance Values for Microsemi FPGAs

| Device Type | r1, routed_Clk1 | r2, routed_Clk2 |
|-------------|-----------------|-----------------|
| A1415A | 60 | 60 |
| A14V15A | 57 | 57 |
| A1425A | 75 | 75 |
| A14V25A | 72 | 72 |
| A1440A | 105 | 105 |
| A14V40A | 100 | 100 |
| A1440B | 105 | 105 |
| A1460A | 165 | 165 |
| A14V60A | 157 | 157 |
| A1460B | 165 | 165 |
| A14100A | 195 | 195 |
| A14V100A | 185 | 185 |
| A14100B | 195 | 195 |

Table 2-12 • Fixed Clock Loads (s1/s2)

| Device Type | s1, Clock Loads on Dedicated Array Clock | s2, Clock Loads on Dedicated I/O Clock |
|-------------|---|---|
| A1415A | 104 | 80 |
| A14V15A | 104 | 80 |
| A1425A | 160 | 100 |
| A14V25A | 160 | 100 |
| A1440A | 288 | 140 |
| A14V40A | 288 | 140 |
| A1440B | 288 | 140 |
| A1460A | 432 | 168 |
| A14V60A | 432 | 168 |
| A1460B | 432 | 168 |
| A14100A | 697 | 228 |
| A14V100A | 697 | 228 |
| A14100B | 697 | 228 |



ACT 3 Timing Model



Note: Values shown for A1425A –1 speed grade device.

Figure 2-10 • Timing Model

A1415A, A14V15A Timing Characteristics (continued)

| Table 2-19 • A1415A, | A14V15A Worst-Case | Commercial Conditions , | $VCC = 4.75 V, T_1 = 70^{\circ}C$ |
|----------------------|--------------------|--------------------------------|-----------------------------------|
| | | | , |

| I/O Module Input Propagation Delays | | -3 Sp | beed ¹ | –2 Speed ¹ | | -1 Speed | | Std. Speed | | 3.3 V Speed ² | | Units |
|-------------------------------------|--------------------------------------|-------|-------------------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predict | ed Input Routing Delays ² | • | | | | | • | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Mod | ule Sequential Timing (wrt IOCLK | pad) | | | | | • | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 2.0 | | 2.3 | | 2.5 | | 3.0 | | 3.0 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.0 | | ns |

Notes:

1. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:

PDN March 2001 PDN 0104 PDN 0203 PDN 0604 PDN 1004

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1415A, A14V15A Timing Characteristics (continued)

Table 2-20 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Mod | dule – TTL Output Timing ¹ | -3 Sp | beed ² | –2 S | beed ² | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|--------------------|--|-------|-------------------|------|-------------------|------|------|------|-------|-------|--------------------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{DHS} | Data to Pad, High Slew | | 5.0 | | 5.6 | | 6.4 | | 7.5 | | 9.8 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 7.8 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 6.5 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 6.5 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 7.5 | | 7.5 | | 9.0 | | 10.0 | | 13.0 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 11.3 | | 11.3 | | 13.5 | | 15.0 | | 19.5 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| I/O Moo | dule – CMOS Output Timing ¹ | | | - | | | | | | | - | |
| t _{DHS} | Data to Pad, High Slew | | 6.2 | | 7.0 | | 7.9 | | 9.3 | | 12.1 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 11.7 | | 13.1 | | 14.9 | | 17.5 | | 22.8 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 5.2 | | 5.9 | | 6.6 | | 7.8 | | 10.1 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 8.9 | | 10.0 | | 11.3 | | 13.3 | | 17.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 6.7 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 6.7 | | 7.5 | | 9.0 | | 10.0 | | 13.0 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 8.9 | | 8.9 | | 10.7 | | 11.8 | | 15.3 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 13.0 | | 13.0 | | 15.6 | | 17.3 | | 22.5 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.07 | | 0.08 | | 0.09 | | 0.11 | | 0.14 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.05 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |

Notes:

1. Delays based on 35 pF loading.

2. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:

PDN March 2001 PDN 0104 PDN 0203 PDN 0604 PDN 1004

A1440A, A14V40A Timing Characteristics (continued)

| Table 2-29 • Δ1440Δ | A14V40A Worst | -Case Commercial | Conditions | $VCC = 4.75 V T_{1}$ | = 70°C |
|------------------------|----------------|------------------|--------------|-----------------------|--------|
| 1 abie 2-23 · A 1440A, | A14940A 900150 | | contaitions, | $v_{00} = 4.75 v_{1}$ | - /0 0 |

| Dedicated (hardwired) I/O Clock Network | | -3 Sp | beed ¹ | -2 Sp | beed ¹ | –1 S | peed | Std. | Speed | I 3.3 V Speed ¹ | | Units |
|---|---|------------|-------------------|------------|-------------------|------------|------------|------------|------------|----------------------------|------------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{IOCKH} | Input Low to High (pad to I/O module input) | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IOCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{IOP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{IOMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Dedicate | d (hardwired) Array Clock | | | • | | | • | • | - | | | |
| ^t нскн | Input Low to High (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | ns |
| t _{HP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{HMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Routed A | rray Clock Networks | | | • | | | | • | - | | | |
| t _{RCKH} | Input Low to High (FO = 64) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 9.0 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 9.0 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | ns |
| t _{RP} | Minimum Period (FO = 64) | 6.8 | | 8.0 | | 8.7 | | 10.0 | | 13.4 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 150 | | 125 | | 115 | | 100 | | 75 | MHz |
| Clock-to- | Clock Skews | | | | | | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 1.7 | 0.0 | 1.8 | 0.0 | 2.0 | 0.0 | 2.2 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 144) | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 3.0 3.0 | ns |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 144) | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | ns |

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

2. Delays based on 35 pF loading.



A1460A, A14V60A Timing Characteristics

Table 2-30 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C¹

| Logic N | Iodule Propagation Delays ² | -3 S | peed ³ | –2 Sp | beed ³ | ed ³ –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--------------------|--|------|-------------------|-------|-------------------|--------------------------|------|------------|------|--------------------------|------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PD} | Internal Array Module | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CO} | Sequential Clock to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CLR} | Asynchronous Clear to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| Predict | ed Routing Delays ⁴ | - | | | | | | | | | - | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| Logic N | Nodule Sequential Timing | - | | | | | | | | | - | |
| t _{SUD} | Flip-Flop Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUD} | Latch Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Latch Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{WCLKA} | Flip-Flop Clock Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _A | Flip-Flop Clock Input Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{MAX} | Flip-Flop Clock Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |

Notes:

1. VCC = 3.0 V for 3.3 V specifications.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$ or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A14100A, A14V100A Timing Characteristics (continued)

Table 2-35 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Mod | lule Input Propagation Delays | -3 Sp | beed ¹ | -2 Sp | beed ¹ | –1 S | -1 Speed | | Speed | 3.3 V Speed ¹ | | Units |
|--------------------|--------------------------------------|-------|-------------------|-------|-------------------|------|----------|------|-------|--------------------------|------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predict | ed Input Routing Delays ² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Moo | ule Sequential Timing (wrt IOCLK | oad) | | • | • | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.2 | | 1.4 | | 1.5 | | 1.8 | | 1.8 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.5 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 2.0 | | 2.0 | | 2.0 | | ns |

Notes: *

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Pin Descriptions

CLKA Clock A (Input)

Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

GND Ground

LOW supply voltage.

HCLK Dedicated (Hard-wired) Array Clock (Input)

Clock input for sequential modules. This input is directly wired to each S-Module and offers clock speeds independent of the number of S-Modules being driven. This pin can also be used as an I/O.

I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are tristated by the Designer Series software.

IOCLK Dedicated (Hard-wired) I/O Clock (Input)

Clock input for I/O modules. This input is directly wired to each I/O module and offers clock speeds independent of the number of I/O modules being driven. This pin can also be used as an I/O.

IOPCL Dedicated (Hard-wired) I/O Preset/Clear (Input)

Input for I/O preset or clear. This global input is directly wired to the preset and clear inputs of all I/O registers. This pin functions as an I/O when no I/O preset or clear macros are used.

MODE Mode (Input)

The MODE pin controls the use of diagnostic pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled high when required.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

3 – Package Pin Assignments

PL84



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



Package Pin Assignments

| PQ160 | | | | | | | |
|------------|------------------------|------------------------|------------------------|--|--|--|--|
| Pin Number | A1425, A14V25 Function | A1440, A14V40 Function | A1460, A14V60 Function | | | | |
| 1 | GND | GND | GND | | | | |
| 2 | SDI, I/O | SDI, I/O | SDI, I/O | | | | |
| 5 | NC | I/O | I/O | | | | |
| 9 | MODE | MODE | MODE | | | | |
| 10 | VCC | VCC | VCC | | | | |
| 14 | NC | I/O | I/O | | | | |
| 15 | GND | GND | GND | | | | |
| 18 | VCC | VCC | VCC | | | | |
| 19 | GND | GND | GND | | | | |
| 20 | NC | I/O | I/O | | | | |
| 24 | NC | I/O | I/O | | | | |
| 27 | NC | I/O | I/O | | | | |
| 28 | VCC | VCC | VCC | | | | |
| 29 | VCC | VCC | VCC | | | | |
| 40 | GND | GND | GND | | | | |
| 41 | NC | I/O | I/O | | | | |
| 43 | NC | I/O | I/O | | | | |
| 45 | NC | I/O | I/O | | | | |
| 46 | VCC | VCC | VCC | | | | |
| 47 | NC | I/O | I/O | | | | |
| 49 | NC | I/O | I/O | | | | |
| 51 | NC | I/O | I/O | | | | |
| 53 | NC | I/O | I/O | | | | |
| 58 | PRB, I/O | PRB, I/O | PRB, I/O | | | | |
| 59 | GND | GND | GND | | | | |
| 60 | VCC | VCC | VCC | | | | |
| 62 | HCLK, I/O | HCLK, I/O | HCLK, I/O | | | | |
| 63 | GND | GND | GND | | | | |
| 74 | NC | I/O | I/O | | | | |
| 75 | VCC | VCC | VCC | | | | |
| 76 | NC | I/O | I/O | | | | |
| 77 | NC | I/O | I/O | | | | |
| 78 | NC | I/O | I/O | | | | |
| 79 | SDO | SDO | SDO | | | | |
| 80 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O | | | | |
| 81 | GND | GND | GND | | | | |
| 90 | VCC | VCC | VCC | | | | |
| 91 | VCC | VCC | VCC | | | | |

Microsemi

Accelerator Series FPGAs – ACT 3 Family

| PQ160 | | | | | | |
|------------|------------------------|------------------------|------------------------|--|--|--|
| Pin Number | A1425, A14V25 Function | A1440, A14V40 Function | A1460, A14V60 Function | | | |
| 92 | NC | I/O | I/O | | | |
| 93 | NC | I/O | I/O | | | |
| 98 | GND | GND | GND | | | |
| 99 | VCC | VCC | VCC | | | |
| 100 | NC | I/O | I/O | | | |
| 103 | GND | GND | GND | | | |
| 107 | NC | I/O | I/O | | | |
| 109 | NC | I/O | I/O | | | |
| 110 | VCC | VCC | VCC | | | |
| 111 | GND | GND | GND | | | |
| 112 | VCC | VCC | VCC | | | |
| 113 | NC | I/O | I/O | | | |
| 119 | NC | I/O | I/O | | | |
| 120 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O | | | |
| 121 | GND | GND | GND | | | |
| 124 | NC | I/O | I/O | | | |
| 127 | NC | I/O | I/O | | | |
| 136 | CLKA, I/O | CLKA, I/O | CLKA, I/O | | | |
| 137 | CLKB, I/O | CLKB, I/O | CLKB, I/O | | | |
| 138 | VCC | VCC | VCC | | | |
| 139 | GND | GND | GND | | | |
| 140 | VCC | VCC | VCC | | | |
| 141 | GND | GND | GND | | | |
| 142 | PRA, I/O | PRA, I/O | PRA, I/O | | | |
| 143 | NC | I/O | I/O | | | |
| 145 | NC | I/O | I/O | | | |
| 147 | NC | I/O | I/O | | | |
| 149 | NC | I/O | I/O | | | |
| 151 | NC | I/O | I/O | | | |
| 153 | NC | I/O | I/O | | | |
| 154 | VCC | VCC | VCC | | | |
| 160 | DCLK, I/O | DCLK, I/O | DCLK, I/O | | | |

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Accelerator Series FPGAs – ACT 3 Family

| | PQ208, RQ208 | 3 | | PQ208, RQ208 | 3 |
|------------|---------------------------|-----------------------------|------------|---------------------------|-----------------------------|
| Pin Number | A1460, A14V60 Function | A14100, A14V100 Function | Pin Number | A1460, A14V60 Function | A14100, A14V100 Function |
| 1 | GND | GND | 115 | VCC | VCC |
| 2 | SDI, I/O | SDI, I/O | 116 | NC | I/O |
| 11 | MODE | MODE | 129 | GND | GND |
| 12 | VCC | VCC | 130 | VCC | VCC |
| 25 | VCC | VCC | 131 | GND | GND |
| 26 | GND | GND | 132 | VCC | VCC |
| 27 | VCC | VCC | 145 | VCC | VCC |
| 28 | GND | GND | 146 | GND | GND |
| 40 | VCC | VCC | 147 | NC | I/O |
| 41 | VCC | VCC | 148 | VCC | VCC |
| 52 | GND | GND | 156 | IOCLK, I/O | IOCLK, I/O |
| 53 | NC | I/O | 157 | GND | GND |
| 60 | VCC | VCC | 158 | NC | I/O |
| 65 | NC | I/O | 164 | VCC | VCC |
| 76 | PRB, I/O | PRB, I/O | 180 | CLKA, I/O | CLKA, I/O |
| 77 | GND | GND | 181 | CLKB, I/O | CLKB, I/O |
| 78 | VCC | VCC | 182 | VCC | VCC |
| 79 | GND | GND | 183 | GND | GND |
| 80 | VCC | VCC | 184 | VCC | VCC |
| 82 | HCLK, I/O | HCLK, I/O | 185 | GND | GND |
| 98 | VCC | VCC | 186 | PRA, I/O | PRA, I/O |
| 102 | NC | I/O | 195 | NC | I/O |
| 103 | SDO | SDO | 201 | VCC | VCC |
| 104 | IOPCL, I/O | IOPCL, I/O | 205 | NC | I/O |
| 105 | GND | GND | 208 | DCLK, I/O | DCLK, I/O |
| 114 | VCC | VCC | | | |

Notes:

1. All unlisted pin numbers are user I/Os.

2. NC denotes no connection.

3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

CQ132



Note: This is the top view

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Microsemi

Accelerator Series FPGAs - ACT 3 Family

| | CQ256 | | CQ256 |
|------------|-----------------|------------|-----------------|
| Pin Number | A14100 Function | Pin Number | A14100 Function |
| 1 | GND | 141 | VCC |
| 2 | SDI, I/O | 158 | GND |
| 11 | MODE | 159 | VCC |
| 28 | VCC | 160 | GND |
| 29 | GND | 161 | VCC |
| 30 | VCC | 174 | VCC |
| 31 | GND | 175 | GND |
| 46 | VCC | 176 | GND |
| 59 | GND | 188 | IOCLK, I/O |
| 90 | PRB, I/O | 189 | GND |
| 91 | GND | 219 | CLKA, I/O |
| 92 | VCC | 220 | CLKB, I/O |
| 93 | GND | 221 | VCC |
| 94 | VCC | 222 | GND |
| 96 | HCLK, I/O | 223 | VCC |
| 110 | GND | 224 | GND |
| 126 | SDO | 225 | PRA, I/O |
| 127 | IOPCL, I/O | 240 | GND |
| 128 | GND | 256 | DCLK, I/O |

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Package Pin Assignments

Microsemi

BG313



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



Package Pin Assignments

PG207



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

4 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the datasheet.

| Revision | Changes | Page |
|--------------------------------|--|-----------------|
| Revision 3 (January 2012) | The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35820). | 2-21 |
| | SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35820). | 3-1 |
| Revision 2 (September 2011) | The ACT 3 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters. | N/A |
| | The datasheet was revised to note in multiple places that speed grades -2 and -3 have been discontinued. The following device/package combinations have been discontinued for all speed grades and temperatures (SAR 33872): A1415 PG100 A1425 PG133 A1440 PG175 A1460 BG225 Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004. | l and others |
| | The "Features" section was revised to state the clock-to-ouput time and on-chip performance for -1 speed grade as 9.0 ns and 186 MHz. The "General Description" section was revised in accordance (SAR 33872). | I |
| | The maximum performance values were updated in Table 1 \cdot ACT 3 Family Product Information, and now reflect worst-case commercial for the -1 speed grade (SAR 33872). | I |
| | The "Product Plan" table was updated as follows to conform to current offerings (SAR 33872): The A1415A device is offered in PL84, PG100, and VQ100 packages for Military application. The A1440A device is offered in TQ176 and VQ100 packages for Industrial application. | Ξ |
| | Table 1-1 • Chip-to-Chip Performance (worst-case commercial) was updated to include data for all speed grades instead of only –3 (SAR 33872). | 1-2 |
| | Figure 1-1 • Predictable Performance (worst-case commercial, –1 speed grade) was revised to reflect values for the –1 speed grade (SAR 33872). | 1-1 |
| | Figure 2-10 • Timing Model was updated to show data for the -1 speed grade instead of -3 (SAR 33872). | 2-16 |
| | Table 2-14 • Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions was updated to include data for all speed grades instead of only –3 (SAR 33872). | 2-20 |
| | Package names used in the "Package Pin Assignments" section and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395). | 3-1 |