



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                    |
| Number of LABs/CLBs            | 200                                                                                                                                         |
| Number of Logic Elements/Cells | -                                                                                                                                           |
| Total RAM Bits                 | -                                                                                                                                           |
| Number of I/O                  | 80                                                                                                                                          |
| Number of Gates                | 1500                                                                                                                                        |
| Voltage - Supply               | 4.5V ~ 5.5V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                             |
| Package / Case                 | 100-TQFP                                                                                                                                    |
| Supplier Device Package        | 100-VQFP (14x14)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a1415a-1vqg100c">https://www.e-xfl.com/product-detail/microsemi/a1415a-1vqg100c</a> |

## Plastic Device Resources

| Device Series | Logic Modules | Gates | User I/Os |       |       |          |       |       |        |       |
|---------------|---------------|-------|-----------|-------|-------|----------|-------|-------|--------|-------|
|               |               |       | PL84      | PQ100 | PQ160 | PQ/RQ208 | VQ100 | TQ176 | BG225* | BG313 |
| A1415         | 200           | 1500  | 70        | 80    | –     | –        | 80    | –     | –      | –     |
| A1425         | 310           | 2500  | 70        | 80    | 100   | –        | 83    | –     | –      | –     |
| A1440         | 564           | 4000  | 70        | –     | 131   | –        | 83    | 140   | –      | –     |
| A1460         | 848           | 6000  | –         | –     | 131   | 167      | –     | 151   | 168    | –     |
| A14100        | 1377          | 10000 | –         | –     | –     | 175      | –     | –     | –      | 228   |

Note: \*Discontinued

## Hermetic Device Resources

| Device Series | Logic Modules | Gates | User I/Os |        |        |       |       |       |       |       |
|---------------|---------------|-------|-----------|--------|--------|-------|-------|-------|-------|-------|
|               |               |       | PG100*    | PG133* | PG175* | PG207 | PG257 | CQ132 | CQ196 | CQ256 |
| A1415         | 200           | 1500  | 80        | –      | –      | –     | –     | –     | –     | –     |
| A1425         | 310           | 2500  | –         | 100    | –      | –     | –     | 100   | –     | –     |
| A1440         | 564           | 4000  | –         | –      | 140    | –     | –     | –     | –     | –     |
| A1460         | 848           | 6000  | –         | –      | –      | 168   | –     | –     | 168   | –     |
| A14100        | 1377          | 10000 | –         | –      | –      | –     | 228   | –     | –     | 228   |

Note: \*Discontinued

Contact your local Microsemi SoC Products Group (formerly Actel) representative for device availability:

<http://www.microsemi.com/soc/contact/default.aspx>.

# 1 – ACT 3 Family Overview

## General Description

Microsemi's ACT 3 Accelerator Series of FPGAs offers the industry's fastest high-capacity programmable logic device. ACT 3 FPGAs offer a high performance, PCI compliant programmable solution capable of 186 MHz on-chip performance and 9.0 nanosecond clock-to-output (–1 speed grade), with capacities spanning from 1,500 to 10,000 gate array equivalent gates.


The ACT 3 family builds on the proven two-module architecture consisting of combinatorial and sequential logic modules used in Microsemi's 3200DX and 1200XL families. In addition, the ACT 3 I/O modules contain registers which deliver 9.0 nanosecond clock-to-out times (–1 speed grade). The devices contain four clock distribution networks, including dedicated array and I/O clocks, supporting very fast synchronous and asynchronous designs. In addition, routed clocks can be used to drive high fanout signals such as flip-flop resets and output.

The ACT 3 family is supported by Microsemi's Designer Series Development System which offers automatic placement and routing (with automatic or fixed pin assignments), static timing analysis, user programming, and debug and diagnostic probe capabilities.

|                                      |         |
|--------------------------------------|---------|
| Accumulators (16-Bit)                | 47 MHz  |
| Loadable Counters (16-Bit)           | 82 MHz  |
| Prescaled Loadable Counters (16-Bit) | 186 MHz |
| Shift Registers                      | 186 MHz |

**Figure 1-1 • Predictable Performance (worst-case commercial, –1 speed grade)**

## System Performance Model




**Table 1-1 • Chip-to-Chip Performance (worst-case commercial)**

| Device and Speed Grade | t <sub>CKHS</sub> (ns) | t <sub>TRACE</sub> (ns) | t <sub>INSU</sub> (ns) | Total (ns) | MHz |
|------------------------|------------------------|-------------------------|------------------------|------------|-----|
| A1425A -3              | 7.5                    | 1.0                     | 1.8                    | 10.3       | 97  |
| A1460A -3              | 9.0                    | 1.0                     | 1.3                    | 11.3       | 88  |
| A1425A -2              | 7.5                    | 1.0                     | 2.0                    | 10.5       | 95  |
| A1460A -2              | 9.0                    | 1.0                     | 1.5                    | 11.5       | 87  |
| A1425A -1              | 9.0                    | 1.0                     | 2.3                    | 12.3       | 81  |
| A1460A -1              | 10.0                   | 1.0                     | 1.8                    | 12.8       | 78  |
| A1425A STD             | 10.0                   | 1.0                     | 2.7                    | 13.7       | 73  |
| A1460A STD             | 11.5                   | 1.0                     | 2.0                    | 14.5       | 69  |

*Note: The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.*

## Horizontal Routing


Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 2-7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.



**Figure 2-7 • Horizontal Routing Tracks and Segments**

## Vertical Routing

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 2-8.



**Figure 2-8 • Vertical Routing Tracks and Segments**

## 5 V Operating Conditions

**Table 2-2 • Absolute Maximum Ratings<sup>1</sup>, Free Air Temperature Range**

| Symbol           | Parameter                            | Limits            | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC              | DC supply voltage                    | –0.5 to +7.0      | V     |
| VI               | Input voltage                        | –0.5 to VCC + 0.5 | V     |
| VO               | Output voltage                       | –0.5 to VCC + 0.5 | V     |
| IIO              | I/O source sink current <sup>2</sup> | ±20               | mA    |
| T <sub>STG</sub> | Storage temperature                  | –65 to +150       | °C    |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

**Table 2-3 • Recommended Operating Conditions**

| Parameter                  | Commercial | Industrial | Military    | Units |
|----------------------------|------------|------------|-------------|-------|
| Temperature range*         | 0 to +70   | –40 to +85 | –55 to +125 | °C    |
| 5 V power supply tolerance | ±5         | ±10        | ±10         | %VCC  |

Note: \*Ambient temperature ( $T_A$ ) is used for commercial and industrial; case temperature ( $T_C$ ) is used for military.

**Table 2-4 • Electrical Specifications**

| Symbol             | Parameter                                                      | Test Condition                  | Commercial |           | Industrial |           | Military |           | Units |
|--------------------|----------------------------------------------------------------|---------------------------------|------------|-----------|------------|-----------|----------|-----------|-------|
|                    |                                                                |                                 | Min.       | Max.      | Min.       | Max.      | Min.     | Max.      |       |
| VOH <sup>1,2</sup> | High level output                                              | IOH = –4 mA (CMOS)              | –          | –         | 3.7        | –         | 3.7      | –         | V     |
|                    |                                                                | IOH = –6 mA (CMOS)              | 3.84       |           |            |           |          |           | V     |
|                    |                                                                | IOH = –10 mA (TTL) <sup>3</sup> | 2.40       |           |            |           |          |           | V     |
| VOL <sup>1,2</sup> | Low level output                                               | IOL = +6 mA (CMOS)              |            | 0.33      |            | 0.4       |          | 0.4       | V     |
|                    |                                                                | IOL = +12 mA (TTL) <sup>3</sup> |            | 0.50      |            |           |          |           |       |
| VIH                | High level input                                               | TTL inputs                      | 2.0        | VCC + 0.3 | 2.0        | VCC + 0.3 | 2.0      | VCC + 0.3 | V     |
| VIL                | Low level input                                                | TTL inputs                      | –0.3       | 0.8       | –0.3       | 0.8       | –0.3     | 0.8       | V     |
| IIN                | Input leakage                                                  | VI = VCC or GND                 | –10        | +10       | –10        | +10       | –10      | +10       | μA    |
| IOZ                | 3-state output leakage                                         | VO = VCC or GND                 | –10        | +10       | –10        | +10       | –10      | +10       | μA    |
| C <sub>IO</sub>    | I/O capacitance <sup>3,4</sup>                                 |                                 |            | 10        |            | 10        |          | 10        | pF    |
| ICC(S)             | Standby VCC supply current (typical = 0.7 mA)                  |                                 |            | 2         |            | 10        |          | 20        | mA    |
| ICC(D)             | Dynamic VCC supply current. See the Power Dissipation section. |                                 |            |           |            |           |          |           |       |

Notes:

1. Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
2. Tested one output at a time, VCC = minimum.
3. Not tested; for information only.
4. VOUT = 0 V, f = 1 MHz
5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.

## Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:

**Table 2-13 • Guidelines for Predicting Power Dissipation**

| Data                                         | Value                     |
|----------------------------------------------|---------------------------|
| Logic Modules (m)                            | 80% of modules            |
| Inputs switching (n)                         | # inputs/4                |
| Outputs switching (p)                        | # output/4                |
| First routed array clock loads (q1)          | 40% of sequential modules |
| Second routed array clock loads (q2)         | 40% of sequential modules |
| Load capacitance (CL)                        | 35 pF                     |
| Average logic module switching rate (fm)     | F/10                      |
| Average input switching rate (fn)            | F/5                       |
| Average output switching rate (fp)           | F/10                      |
| Average first routed array clock rate (fq1)  | F/2                       |
| Average second routed array clock rate (fq2) | F/2                       |
| Average dedicated array clock rate (fs1)     | F                         |
| Average dedicated I/O clock rate (fs2)       | F                         |

## Timing Derating

ACT 3 devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

**Table 2-15 • Timing Derating Factor (Temperature and Voltage)**


| (Commercial Minimum/Maximum Specification) x | Industrial |      | Military |      |
|----------------------------------------------|------------|------|----------|------|
|                                              | Min.       | Max. | Min.     | Max. |
|                                              | 0.66       | 1.07 | 0.63     | 1.17 |

**Table 2-16 • Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^\circ\text{C}$ ) and Voltage (5.0 V)**

|                                      |      |
|--------------------------------------|------|
| (Commercial Maximum Specification) x | 0.85 |
|--------------------------------------|------|

**Table 2-17 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial,  $T_J = 4.75\text{ V}$ ,  $70^\circ\text{C}$ )**

|             | -55  | -40  | 0    | 25   | 70   | 85   | 125   |
|-------------|------|------|------|------|------|------|-------|
| <b>4.50</b> | 0.72 | 0.76 | 0.85 | 0.90 | 1.04 | 1.07 | 1.117 |
| <b>4.75</b> | 0.70 | 0.73 | 0.82 | 0.87 | 1.00 | 1.03 | 1.12  |
| <b>5.00</b> | 0.68 | 0.71 | 0.79 | 0.84 | 0.97 | 1.00 | 1.09  |
| <b>5.25</b> | 0.66 | 0.69 | 0.77 | 0.82 | 0.94 | 0.97 | 1.06  |
| <b>5.50</b> | 0.63 | 0.66 | 0.74 | 0.79 | 0.90 | 0.93 | 1.01  |



Note: This derating factor applies to all routing and propagation delays.

**Figure 2-18 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial,  $T_J = 4.75\text{ V}$ ,  $70^\circ\text{C}$ )**

### A1425A, A14V25A Timing Characteristics (continued)

**Table 2-23 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| I/O Module Input Propagation Delays                 |                                | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|-----------------------------------------------------|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                               |                                | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>INY</sub>                                    | Input Data Pad to Y            |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| t <sub>ICKY</sub>                                   | Input Reg IOCLK Pad to Y       |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCKY</sub>                                   | Output Reg IOCLK Pad to Y      |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>ICLRY</sub>                                  | Input Asynchronous Clear to Y  |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCLRY</sub>                                  | Output Asynchronous Clear to Y |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| <b>Predicted Input Routing Delays<sup>2</sup></b>   |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RD1</sub>                                    | FO = 1 Routing Delay           |                       | 0.9  |                       | 1.0  |          | 1.1  |            | 1.3  |                          | 1.7  | ns    |
| t <sub>RD2</sub>                                    | FO = 2 Routing Delay           |                       | 1.2  |                       | 1.4  |          | 1.6  |            | 1.8  |                          | 2.4  | ns    |
| t <sub>RD3</sub>                                    | FO = 3 Routing Delay           |                       | 1.4  |                       | 1.6  |          | 1.8  |            | 2.1  |                          | 2.8  | ns    |
| t <sub>RD4</sub>                                    | FO = 4 Routing Delay           |                       | 1.7  |                       | 1.9  |          | 2.2  |            | 2.5  |                          | 3.3  | ns    |
| t <sub>RD8</sub>                                    | FO = 8 Routing Delay           |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| <b>I/O Module Sequential Timing (wrt IOCLK pad)</b> |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>INH</sub>                                    | Input F-F Data Hold            | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>INSU</sub>                                   | Input F-F Data Setup           | 1.8                   |      | 2.0                   |      | 2.3      |      | 2.7        |      | 3.0                      |      | ns    |
| t <sub>IDEH</sub>                                   | Input Data Enable Hold         | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>IDESU</sub>                                  | Input Data Enable Setup        | 5.8                   |      | 6.5                   |      | 7.5      |      | 8.6        |      | 8.6                      |      | ns    |
| t <sub>OUTH</sub>                                   | Output F-F Data hold           | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>OUTSU</sub>                                  | Output F-F Data Setup          | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>ODEH</sub>                                   | Output Data Enable Hold        | 0.3                   |      | 0.4                   |      | 0.4      |      | 0.5        |      | 0.5                      |      | ns    |
| f <sub>ODESU</sub>                                  | Output Data Enable Setup       | 1.3                   |      | 1.5                   |      | 1.7      |      | 2.0        |      | 2.0                      |      | ns    |

Notes: \*

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1425A, A14V25A Timing Characteristics (continued)

Table 2-24 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

| I/O Module – TTL Output Timing <sup>1</sup>  |                                    | –3 Speed <sup>2</sup> |      | –2 Speed <sup>2</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|----------------------------------------------|------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                        |                                    | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 5.0  |                       | 5.6  |          | 6.4  |            | 7.5  |                          | 9.8  | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 8.0  |                       | 9.0  |          | 10.2 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 4.0  |                       | 4.5  |          | 5.1  |            | 6.0  |                          | 7.8  | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 6.5  |                       | 7.5  |          | 8.5  |            | 10.0 |                          | 13.0 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 6.5  |                       | 7.5  |          | 8.5  |            | 10.0 |                          | 13.0 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 7.5  |                       | 7.5  |          | 9.0  |            | 10.0 |                          | 13.0 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 11.3 |                       | 11.3 |          | 13.5 |            | 15.0 |                          | 19.5 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.02 |                       | 0.02 |          | 0.03 |            | 0.03 |                          | 0.04 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| I/O Module – CMOS Output Timing <sup>1</sup> |                                    |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 6.2  |                       | 7.0  |          | 7.9  |            | 9.3  |                          | 12.1 | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 11.7 |                       | 13.1 |          | 14.9 |            | 17.5 |                          | 22.8 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 5.2  |                       | 5.9  |          | 6.6  |            | 7.8  |                          | 10.1 | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 8.9  |                       | 10.0 |          | 11.3 |            | 13.3 |                          | 17.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 6.7  |                       | 7.5  |          | 8.5  |            | 10.0 |                          | 13.0 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 6.7  |                       | 7.5  |          | 9.0  |            | 10.0 |                          | 13.0 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 8.9  |                       | 8.9  |          | 10.7 |            | 11.8 |                          | 15.3 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 13.0 |                       | 13.0 |          | 15.6 |            | 17.3 |                          | 22.5 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.05 |            | 0.06 |                          | 0.08 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.07 |                       | 0.08 |          | 0.09 |            | 0.11 |                          | 0.14 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.03 |                       | 0.03 |          | 0.03 |            | 0.04 |                          | 0.05 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |

Notes: \*

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

## A1425A, A14V25A Timing Characteristics (continued)

**Table 2-25 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| Dedicated (hardwired) I/O Clock Network  |                                                  | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|------------------------------------------|--------------------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                    |                                                  | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>IOCKH</sub>                       | Input Low to High (pad to I/O module input)      |                       | 2.0  |                       | 2.3  |          | 2.6  |            | 3.0  |                          | 3.5  | ns    |
| t <sub>IOPWH</sub>                       | Minimum Pulse Width High                         | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IPOWL</sub>                       | Minimum Pulse Width Low                          | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOSAPW</sub>                      | Minimum Asynchronous Pulse Width                 | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOCKSW</sub>                      | Maximum Skew                                     |                       | 0.4  |                       | 0.4  |          | 0.4  |            | 0.4  |                          | 0.4  | ns    |
| t <sub>IOP</sub>                         | Minimum Period                                   | 4.0                   |      | 5.0                   |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>IOMAX</sub>                       | Maximum Frequency                                |                       | 250  |                       | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Dedicated (hardwired) Array Clock</b> |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>HCKH</sub>                        | Input Low to High (pad to S-module input)        |                       | 3.0  |                       | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HCKL</sub>                        | Input High to Low (pad to S-module input)        |                       | 3.0  |                       | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HPWH</sub>                        | Minimum Pulse Width High                         | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HPWL</sub>                        | Minimum Pulse Width Low                          | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HCKSW</sub>                       | Delta High to Low, Low Slew                      |                       | 0.3  |                       | 0.3  |          | 0.3  |            | 0.3  |                          | 0.3  | ns    |
| t <sub>HP</sub>                          | Minimum Period                                   | 4.0                   |      | 5.0                   |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>HMAX</sub>                        | Maximum Frequency                                |                       | 250  |                       | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Routed Array Clock Networks</b>       |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RCKH</sub>                        | Input Low to High (FO = 64)                      |                       | 3.7  |                       | 4.1  |          | 4.7  |            | 5.5  |                          | 9.0  | ns    |
| t <sub>RCKL</sub>                        | Input High to Low (FO = 64)                      |                       | 4.0  |                       | 4.5  |          | 5.1  |            | 6.0  |                          | 9.0  | ns    |
| t <sub>RPWH</sub>                        | Min. Pulse Width High (FO = 64)                  | 3.3                   |      | 3.8                   |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RPWL</sub>                        | Min. Pulse Width Low (FO = 64)                   | 3.3                   |      | 3.8                   |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RCKSW</sub>                       | Maximum Skew (FO = 128)                          |                       | 0.7  |                       | 0.8  |          | 0.9  |            | 1.0  |                          | 1.0  | ns    |
| t <sub>RP</sub>                          | Minimum Period (FO = 64)                         | 6.8                   |      | 8.0                   |      | 8.7      |      | 10.0       |      | 13.4                     |      | ns    |
| f <sub>RMAX</sub>                        | Maximum Frequency (FO = 64)                      |                       | 150  |                       | 125  |          | 115  |            | 100  |                          | 75   | MHz   |
| <b>Clock-to-Clock Skews</b>              |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>IOHCKSW</sub>                     | I/O Clock to H-Clock Skew                        | 0.0                   | 1.7  | 0.0                   | 1.8  | 0.0      | 2.0  | 0.0        | 2.2  | 0.0                      | 3.0  | ns    |
| t <sub>IORCKSW</sub>                     | I/O Clock to R-Clock Skew (FO = 64)<br>(FO = 80) | 0.0                   | 1.0  | 0.0                   | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 3.0  | ns    |
|                                          |                                                  | 0.0                   | 3.0  | 0.0                   | 3.0  | 0.0      | 3.0  | 0.0        | 3.0  | 0.0                      | 3.0  |       |
| t <sub>HRCKSW</sub>                      | H-Clock to R-Clock Skew (FO = 64)<br>(FO = 80)   | 0.0                   | 1.0  | 0.0                   | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 1.0  | ns    |
|                                          |                                                  | 0.0                   | 3.0  | 0.0                   | 3.0  | 0.0      | 3.0  | 0.0        | 3.0  | 0.0                      | 3.0  |       |

**Notes:**

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

### A1440A, A14V40A Timing Characteristics (continued)

**Table 2-27 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| I/O Module Input Propagation Delays                 |                                | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|-----------------------------------------------------|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                               |                                | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>INY</sub>                                    | Input Data Pad to Y            |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| t <sub>ICKY</sub>                                   | Input Reg IOCLK Pad to Y       |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCKY</sub>                                   | Output Reg IOCLK Pad to Y      |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>ICLRY</sub>                                  | Input Asynchronous Clear to Y  |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCLRY</sub>                                  | Output Asynchronous Clear to Y |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| <b>Predicted Input Routing Delays<sup>2</sup></b>   |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RD1</sub>                                    | FO = 1 Routing Delay           |                       | 0.9  |                       | 1.0  |          | 1.1  |            | 1.3  |                          | 1.7  | ns    |
| t <sub>RD2</sub>                                    | FO = 2 Routing Delay           |                       | 1.2  |                       | 1.4  |          | 1.6  |            | 1.8  |                          | 2.4  | ns    |
| t <sub>RD3</sub>                                    | FO = 3 Routing Delay           |                       | 1.4  |                       | 1.6  |          | 1.8  |            | 2.1  |                          | 2.8  | ns    |
| t <sub>RD4</sub>                                    | FO = 4 Routing Delay           |                       | 1.7  |                       | 1.9  |          | 2.2  |            | 2.5  |                          | 3.3  | ns    |
| t <sub>RD8</sub>                                    | FO = 8 Routing Delay           |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| <b>I/O Module Sequential Timing (wrt IOCLK pad)</b> |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>INH</sub>                                    | Input F-F Data Hold            | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>INSU</sub>                                   | Input F-F Data Setup           | 1.8                   |      | 1.7                   |      | 2.0      |      | 2.3        |      | 2.3                      |      | ns    |
| t <sub>IDEH</sub>                                   | Input Data Enable Hold         | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>IDESU</sub>                                  | Input Data Enable Setup        | 5.8                   |      | 6.5                   |      | 7.5      |      | 8.6        |      | 8.6                      |      | ns    |
| t <sub>OUTH</sub>                                   | Output F-F Data hold           | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>OUTSU</sub>                                  | Output F-F Data Setup          | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>ODEH</sub>                                   | Output Data Enable Hold        | 0.3                   |      | 0.4                   |      | 0.4      |      | 0.5        |      | 0.5                      |      | ns    |
| t <sub>ODESU</sub>                                  | Output Data Enable Setup       | 1.3                   |      | 1.5                   |      | 1.7      |      | 2.0        |      | 2.0                      |      | ns    |

**Notes:**

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### A1460A, A14V60A Timing Characteristics (continued)

**Table 2-31 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| I/O Module Input Propagation Delays                 |                                | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|-----------------------------------------------------|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                               |                                | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>INY</sub>                                    | Input Data Pad to Y            |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| t <sub>ICKY</sub>                                   | Input Reg IOCLK Pad to Y       |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCKY</sub>                                   | Output Reg IOCLK Pad to Y      |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>ICLRY</sub>                                  | Input Asynchronous Clear to Y  |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCLRY</sub>                                  | Output Asynchronous Clear to Y |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| <b>Predicted Input Routing Delays<sup>2</sup></b>   |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RD1</sub>                                    | FO = 1 Routing Delay           |                       | 0.9  |                       | 1.0  |          | 1.1  |            | 1.3  |                          | 1.7  | ns    |
| t <sub>RD2</sub>                                    | FO = 2 Routing Delay           |                       | 1.2  |                       | 1.4  |          | 1.6  |            | 1.8  |                          | 2.4  | ns    |
| t <sub>RD3</sub>                                    | FO = 3 Routing Delay           |                       | 1.4  |                       | 1.6  |          | 1.8  |            | 2.1  |                          | 2.8  | ns    |
| t <sub>RD4</sub>                                    | FO = 4 Routing Delay           |                       | 1.7  |                       | 1.9  |          | 2.2  |            | 2.5  |                          | 3.3  | ns    |
| t <sub>RD8</sub>                                    | FO = 8 Routing Delay           |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| <b>I/O Module Sequential Timing (wrt IOCLK pad)</b> |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>INH</sub>                                    | Input F-F Data Hold            | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>INSU</sub>                                   | Input F-F Data Setup           | 1.3                   |      | 1.5                   |      | 1.8      |      | 2.0        |      | 2.0                      |      | ns    |
| t <sub>IDEH</sub>                                   | Input Data Enable Hold         | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>IDESU</sub>                                  | Input Data Enable Setup        | 5.8                   |      | 6.5                   |      | 7.5      |      | 8.6        |      | 8.6                      |      | ns    |
| t <sub>OUTH</sub>                                   | Output F-F Data hold           | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>OUTSU</sub>                                  | Output F-F Data Setup          | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>ODEH</sub>                                   | Output Data Enable Hold        | 0.3                   |      | 0.4                   |      | 0.4      |      | 0.5        |      | 0.5                      |      | ns    |
| f <sub>ODESU</sub>                                  | Output Data Enable Setup       | 1.3                   |      | 1.5                   |      | 1.7      |      | 2.0        |      | 2.0                      |      | ns    |

Notes:

- The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### A1460A, A14V60A Timing Characteristics (continued)


**Table 2-33 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| Dedicated (hardwired) I/O Clock Network  |                                                   | –3 Speed <sup>1</sup> |            | –2 Speed <sup>1</sup> |            | –1 Speed   |            | Std. Speed |            | 3.3 V Speed <sup>1</sup> |            | Units |
|------------------------------------------|---------------------------------------------------|-----------------------|------------|-----------------------|------------|------------|------------|------------|------------|--------------------------|------------|-------|
| Parameter/Description                    |                                                   | Min.                  | Max.       | Min.                  | Max.       | Min.       | Max.       | Min.       | Max.       | Min.                     | Max.       |       |
| t <sub>ILOCKH</sub>                      | Input Low to High (pad to I/O module input)       |                       | 2.3        |                       | 2.6        |            | 3.0        |            | 3.5        |                          | 4.5        | ns    |
| t <sub>IOPWH</sub>                       | Minimum Pulse Width High                          | 2.4                   |            | 3.2                   |            | 3.8        |            | 4.8        |            | 6.5                      |            | ns    |
| t <sub>IPOWL</sub>                       | Minimum Pulse Width Low                           | 2.4                   |            | 3.2                   |            | 3.8        |            | 4.8        |            | 6.5                      |            | ns    |
| t <sub>IOSAPW</sub>                      | Minimum Asynchronous Pulse Width                  | 2.4                   |            | 3.2                   |            | 3.8        |            | 4.8        |            | 6.5                      |            | ns    |
| t <sub>ILOCKSW</sub>                     | Maximum Skew                                      |                       | 0.6        |                       | 0.6        |            | 0.6        |            | 0.6        |                          | 0.6        | ns    |
| t <sub>IOP</sub>                         | Minimum Period                                    | 5.0                   |            | 6.8                   |            | 8.0        |            | 10.0       |            | 13.4                     |            | ns    |
| f <sub>IOMAX</sub>                       | Maximum Frequency                                 |                       | 200        |                       | 150        |            | 125        |            | 100        |                          | 75         | MHz   |
| <b>Dedicated (hardwired) Array Clock</b> |                                                   |                       |            |                       |            |            |            |            |            |                          |            |       |
| t <sub>HCKH</sub>                        | Input Low to High (pad to S-module input)         |                       | 3.7        |                       | 4.1        |            | 4.7        |            | 5.5        |                          | 7.0        | ns    |
| t <sub>HCKL</sub>                        | Input High to Low (pad to S-module input)         |                       | 3.7        |                       | 4.1        |            | 4.7        |            | 5.5        |                          | 7.0        | ns    |
| t <sub>HPWH</sub>                        | Minimum Pulse Width High                          | 2.4                   |            | 3.2                   |            | 3.8        |            | 4.8        |            | 6.5                      |            | ns    |
| t <sub>HPWL</sub>                        | Minimum Pulse Width Low                           | 2.4                   |            | 3.2                   |            | 3.8        |            | 4.8        |            | 6.5                      |            | ns    |
| t <sub>HCKSW</sub>                       | Delta High to Low, Low Slew                       |                       | 0.6        |                       | 0.6        |            | 0.6        |            | 0.6        |                          | 0.6        | ns    |
| t <sub>HP</sub>                          | Minimum Period                                    | 5.0                   |            | 6.8                   |            | 8.0        |            | 10.0       |            | 13.4                     |            | ns    |
| f <sub>HMAX</sub>                        | Maximum Frequency                                 |                       | 200        |                       | 150        |            | 125        |            | 100        |                          | 75         | MHz   |
| <b>Routed Array Clock Networks</b>       |                                                   |                       |            |                       |            |            |            |            |            |                          |            |       |
| t <sub>RCKH</sub>                        | Input Low to High (FO = 64)                       |                       | 6.0        |                       | 6.8        |            | 7.7        |            | 9.0        |                          | 11.8       | ns    |
| t <sub>RCKL</sub>                        | Input High to Low (FO = 64)                       |                       | 6.0        |                       | 6.8        |            | 7.7        |            | 9.0        |                          | 11.8       | ns    |
| t <sub>RPWH</sub>                        | Min. Pulse Width High (FO = 64)                   | 4.1                   |            | 4.5                   |            | 5.4        |            | 6.1        |            | 8.2                      |            | ns    |
| t <sub>RPWL</sub>                        | Min. Pulse Width Low (FO = 64)                    | 4.1                   |            | 4.5                   |            | 5.4        |            | 6.1        |            | 8.2                      |            | ns    |
| t <sub>RCKSW</sub>                       | Maximum Skew (FO = 128)                           |                       | 1.2        |                       | 1.4        |            | 1.6        |            | 1.8        |                          | 1.8        | ns    |
| t <sub>RP</sub>                          | Minimum Period (FO = 64)                          | 8.3                   |            | 9.3                   |            | 11.1       |            | 12.5       |            | 16.7                     |            | ns    |
| f <sub>RMAX</sub>                        | Maximum Frequency (FO = 64)                       |                       | 120        |                       | 105        |            | 90         |            | 80         |                          | 60         | MHz   |
| <b>Clock-to-Clock Skews</b>              |                                                   |                       |            |                       |            |            |            |            |            |                          |            |       |
| t <sub>ILOCKSW</sub>                     | I/O Clock to H-Clock Skew                         | 0.0                   | 2.6        | 0.0                   | 2.7        | 0.0        | 2.9        | 0.0        | 3.0        | 0.0                      | 3.0        | ns    |
| t <sub>IORCKSW</sub>                     | I/O Clock to R-Clock Skew (FO = 64)<br>(FO = 216) | 0.0<br>0.0            | 1.7<br>5.0 | 0.0<br>0.0            | 1.7<br>5.0 | 0.0<br>0.0 | 1.7<br>5.0 | 0.0<br>0.0 | 1.7<br>5.0 | 0.0<br>0.0               | 5.0<br>5.0 | ns    |
| t <sub>HRCKSW</sub>                      | H-Clock to R-Clock Skew (FO = 64)<br>(FO = 216)   | 0.0<br>0.0            | 1.3<br>3.0 | 0.0<br>0.0            | 1.0<br>3.0 | 0.0<br>0.0 | 1.0<br>3.0 | 0.0<br>0.0 | 1.0<br>3.0 | 0.0<br>0.0               | 1.0<br>3.0 | ns    |

**Notes:**

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

## PQ208, RQ208



*Note:* This is the top view of the package

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>


| PQ208, RQ208 |                           |                             |
|--------------|---------------------------|-----------------------------|
| Pin Number   | A1460, A14V60<br>Function | A14100, A14V100<br>Function |
| 1            | GND                       | GND                         |
| 2            | SDI, I/O                  | SDI, I/O                    |
| 11           | MODE                      | MODE                        |
| 12           | VCC                       | VCC                         |
| 25           | VCC                       | VCC                         |
| 26           | GND                       | GND                         |
| 27           | VCC                       | VCC                         |
| 28           | GND                       | GND                         |
| 40           | VCC                       | VCC                         |
| 41           | VCC                       | VCC                         |
| 52           | GND                       | GND                         |
| 53           | NC                        | I/O                         |
| 60           | VCC                       | VCC                         |
| 65           | NC                        | I/O                         |
| 76           | PRB, I/O                  | PRB, I/O                    |
| 77           | GND                       | GND                         |
| 78           | VCC                       | VCC                         |
| 79           | GND                       | GND                         |
| 80           | VCC                       | VCC                         |
| 82           | HCLK, I/O                 | HCLK, I/O                   |
| 98           | VCC                       | VCC                         |
| 102          | NC                        | I/O                         |
| 103          | SDO                       | SDO                         |
| 104          | IOPCL, I/O                | IOPCL, I/O                  |
| 105          | GND                       | GND                         |
| 114          | VCC                       | VCC                         |

| PQ208, RQ208 |                           |                             |
|--------------|---------------------------|-----------------------------|
| Pin Number   | A1460, A14V60<br>Function | A14100, A14V100<br>Function |
| 115          | VCC                       | VCC                         |
| 116          | NC                        | I/O                         |
| 129          | GND                       | GND                         |
| 130          | VCC                       | VCC                         |
| 131          | GND                       | GND                         |
| 132          | VCC                       | VCC                         |
| 145          | VCC                       | VCC                         |
| 146          | GND                       | GND                         |
| 147          | NC                        | I/O                         |
| 148          | VCC                       | VCC                         |
| 156          | IOCLK, I/O                | IOCLK, I/O                  |
| 157          | GND                       | GND                         |
| 158          | NC                        | I/O                         |
| 164          | VCC                       | VCC                         |
| 180          | CLKA, I/O                 | CLKA, I/O                   |
| 181          | CLKB, I/O                 | CLKB, I/O                   |
| 182          | VCC                       | VCC                         |
| 183          | GND                       | GND                         |
| 184          | VCC                       | VCC                         |
| 185          | GND                       | GND                         |
| 186          | PRA, I/O                  | PRA, I/O                    |
| 195          | NC                        | I/O                         |
| 201          | VCC                       | VCC                         |
| 205          | NC                        | I/O                         |
| 208          | DCLK, I/O                 | DCLK, I/O                   |

**Notes:**

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## TQ176




*Note: This is the top view.*

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

## BG313



*Note: This is the top view.*

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PG207          |                                                                  |
|----------------|------------------------------------------------------------------|
| A1460 Function | Location                                                         |
| CLKA or I/O    | K1                                                               |
| CLKB or I/O    | J3                                                               |
| DCLK or I/O    | E4                                                               |
| GND            | C14, D4, D5, D9, D14, J4, J14, P3, P4, P7, P9, P14, R15          |
| HCLK or I/O    | J15                                                              |
| IOCLK or I/O   | P5                                                               |
| IOPCL or I/O   | N14                                                              |
| MODE           | D7                                                               |
| NC             | A1, A2, A16, A17, B1, B17, C1, C2, S1, S3, S17, T1, T2, T16, T17 |
| PRA or I/O     | H1                                                               |
| PRB or I/O     | K16                                                              |
| SDI or I/O     | C3                                                               |
| SDO            | P15                                                              |
| VCC            | B2, B9, B16, D11, J2, J16, P12, S2, S9, S16, T5                  |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



| Revision                  | Changes                                                                                                                                                                                  | Page                         |
|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| Revision 2<br>(continued) | In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued:<br>"BG225"<br>"PG100"<br>"PG133"<br>"PG175" | 3-20<br>3-24<br>3-26<br>3-28 |
| Revision 1<br>(June 2006) | RoHS compliant information was added to the "Ordering Information" section.                                                                                                              | II                           |