



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	200
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	70
Number of Gates	1500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a1415a-pl84m">https://www.e-xfl.com/product-detail/microsemi/a1415a-pl84m</a>

# 1 – ACT 3 Family Overview

---

## General Description

Microsemi's ACT 3 Accelerator Series of FPGAs offers the industry's fastest high-capacity programmable logic device. ACT 3 FPGAs offer a high performance, PCI compliant programmable solution capable of 186 MHz on-chip performance and 9.0 nanosecond clock-to-output (-1 speed grade), with capacities spanning from 1,500 to 10,000 gate array equivalent gates.

The ACT 3 family builds on the proven two-module architecture consisting of combinatorial and sequential logic modules used in Microsemi's 3200DX and 1200XL families. In addition, the ACT 3 I/O modules contain registers which deliver 9.0 nanosecond clock-to-out times (-1 speed grade). The devices contain four clock distribution networks, including dedicated array and I/O clocks, supporting very fast synchronous and asynchronous designs. In addition, routed clocks can be used to drive high fanout signals such as flip-flop resets and output.


The ACT 3 family is supported by Microsemi's Designer Series Development System which offers automatic placement and routing (with automatic or fixed pin assignments), static timing analysis, user programming, and debug and diagnostic probe capabilities.

Accumulators (16-Bit)	47 MHz
Loadable Counters (16-Bit)	82 MHz
Prescaled Loadable Counters (16-Bit)	186 MHz
Shift Registers	186 MHz

**Figure 1-1 • Predictable Performance (worst-case commercial, -1 speed grade)**

## System Performance Model

---



The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

## I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

## Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

## Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

## Power Dissipation

$$P = [ICC_{\text{standby}} + I_{\text{active}}] * VCC * I_{OL} * VOL * N + IOH * (VCC - VOH) * M$$

EQ 3

where:

ICC standby is the current flowing when no inputs or outputs are changing

Iactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source current.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

### Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-9 for commercial, worst case conditions.

**Table 2-9 • Standby Power Calculation**

ICC	VCC	Power
2 mA	5.25 V	10.5 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

### Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

### Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by EQ 4.

$$\text{Power } (\mu\text{W}) = C_{EQ} * VCC^2 * F$$


EQ 4

Where:

C<sub>EQ</sub> is the equivalent capacitance expressed in pF.



VCC is the power supply in volts.

F is the switching frequency in MHz.



**Figure 2-14 • Module Delays**

Flip-Flops



**Figure 2-15 • Sequential Module Timing Characteristics**

### A1425A, A14V25A Timing Characteristics (continued)

**Table 2-24 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module – TTL Output Timing <sup>1</sup>		–3 Speed <sup>2</sup>		–2 Speed <sup>2</sup>		–1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		6.5		7.5		8.5		10.0		13.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		6.5		7.5		8.5		10.0		13.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		7.5		7.5		9.0		10.0		13.0	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		11.3		11.3		13.5		15.0		19.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Module – CMOS Output Timing <sup>1</sup>												
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		6.7		7.5		8.5		10.0		13.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		6.7		7.5		9.0		10.0		13.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		8.9		8.9		10.7		11.8		15.3	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		13.0		13.0		15.6		17.3		22.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF

Notes: \*

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

**A1425A, A14V25A Timing Characteristics (continued)****Table 2-25 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

Dedicated (hardwired) I/O Clock Network		-3 Speed <sup>1</sup>		-2 Speed <sup>1</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>I</sub> OCHH	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t <sub>I</sub> OPWH	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> POWL	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> OSAPW	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> OCKSW	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t <sub>I</sub> OP	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>I</sub> OMAX	Maximum Frequency		250		200		150		125		100	MHz
<b>Dedicated (hardwired) Array Clock</b>												
t <sub>H</sub> CKH	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>H</sub> CKL	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>H</sub> PWH	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>H</sub> PWL	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>H</sub> CKSW	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t <sub>H</sub> P	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>H</sub> MAX	Maximum Frequency		250		200		150		125		100	MHz
<b>Routed Array Clock Networks</b>												
t <sub>R</sub> CKH	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t <sub>R</sub> CKL	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t <sub>R</sub> PWH	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>R</sub> PWL	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>R</sub> CKSW	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t <sub>R</sub> P	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f <sub>R</sub> MAX	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
<b>Clock-to-Clock Skews</b>												
t <sub>I</sub> OHCWSW	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t <sub>I</sub> ORCWSW	I/O Clock to R-Clock Skew (FO = 64) (FO = 80)	0.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	3.0 3.0	ns
t <sub>H</sub> RCWSW	H-Clock to R-Clock Skew (FO = 64) (FO = 80)	0.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 3.0	ns

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

### **A1440A, A14V40A Timing Characteristics (continued)**

**Table 2-28 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module – TTL Output Timing <sup>1</sup>		–3 Speed <sup>2</sup>		–2 Speed <sup>2</sup>		–1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		8.5		8.5		9.5		11.0		14.3	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		11.3		11.3		13.5		15.0		19.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Module – CMOS Output Timing <sup>1</sup>												
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		9.0		9.0		10.1		11.8		14.3	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		13.0		13.0		15.6		17.3		22.5	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF

Notes:

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

**A1440A, A14V40A Timing Characteristics (continued)****Table 2-29 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

Dedicated (hardwired) I/O Clock Network		-3 Speed <sup>1</sup>		-2 Speed <sup>1</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>I</sub> OCHH	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t <sub>I</sub> OPWH	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> POWL	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> OSAPW	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t <sub>I</sub> OCKSW	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t <sub>I</sub> OP	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>I</sub> OMAX	Maximum Frequency		250		200		150		125		100	MHz
<b>Dedicated (hardwired) Array Clock</b>												
t <sub>H</sub> CKH	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>H</sub> CKL	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>H</sub> PWH	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>H</sub> PWL	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>H</sub> CKSW	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t <sub>H</sub> P	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>H</sub> MAX	Maximum Frequency		250		200		150		125		100	MHz
<b>Routed Array Clock Networks</b>												
t <sub>R</sub> CKH	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t <sub>R</sub> CKL	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t <sub>R</sub> PWH	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>R</sub> PWL	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>R</sub> CKSW	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t <sub>R</sub> P	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f <sub>R</sub> MAX	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
<b>Clock-to-Clock Skews</b>												
t <sub>I</sub> OHCWSW	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t <sub>I</sub> ORCWSW	I/O Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0	1.0	0.0	1.0	0.0	1.0	0.0	1.0	0.0	3.0	ns
t <sub>H</sub> RCWSW	H-Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0	1.0	0.0	1.0	0.0	1.0	0.0	1.0	0.0	1.0	ns

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

**A1460A, A14V60A Timing Characteristics (continued)****Table 2-33 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

Dedicated (hardwired) I/O Clock Network		-3 Speed <sup>1</sup>		-2 Speed <sup>1</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>I</sub> OCHKH	Input Low to High (pad to I/O module input)		2.3		2.6		3.0		3.5		4.5	ns
t <sub>I</sub> OPWH	Minimum Pulse Width High	2.4		3.2		3.8		4.8		6.5		ns
t <sub>I</sub> POWL	Minimum Pulse Width Low	2.4		3.2		3.8		4.8		6.5		ns
t <sub>I</sub> OSAPW	Minimum Asynchronous Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t <sub>I</sub> OCKSW	Maximum Skew		0.6		0.6		0.6		0.6		0.6	ns
t <sub>I</sub> OP	Minimum Period	5.0		6.8		8.0		10.0		13.4		ns
f <sub>I</sub> OMAX	Maximum Frequency		200		150		125		100		75	MHz
<b>Dedicated (hardwired) Array Clock</b>												
t <sub>H</sub> CKH	Input Low to High (pad to S-module input)		3.7		4.1		4.7		5.5		7.0	ns
t <sub>H</sub> CKL	Input High to Low (pad to S-module input)		3.7		4.1		4.7		5.5		7.0	ns
t <sub>H</sub> PWH	Minimum Pulse Width High	2.4		3.2		3.8		4.8		6.5		ns
t <sub>H</sub> PWL	Minimum Pulse Width Low	2.4		3.2		3.8		4.8		6.5		ns
t <sub>H</sub> CKSW	Delta High to Low, Low Slew		0.6		0.6		0.6		0.6		0.6	ns
t <sub>H</sub> P	Minimum Period	5.0		6.8		8.0		10.0		13.4		ns
f <sub>H</sub> MAX	Maximum Frequency		200		150		125		100		75	MHz
<b>Routed Array Clock Networks</b>												
t <sub>R</sub> CKH	Input Low to High (FO = 64)		6.0		6.8		7.7		9.0		11.8	ns
t <sub>R</sub> CKL	Input High to Low (FO = 64)		6.0		6.8		7.7		9.0		11.8	ns
t <sub>R</sub> PWH	Min. Pulse Width High (FO = 64)	4.1		4.5		5.4		6.1		8.2		ns
t <sub>R</sub> PWL	Min. Pulse Width Low (FO = 64)	4.1		4.5		5.4		6.1		8.2		ns
t <sub>R</sub> CKSW	Maximum Skew (FO = 128)		1.2		1.4		1.6		1.8		1.8	ns
t <sub>R</sub> P	Minimum Period (FO = 64)	8.3		9.3		11.1		12.5		16.7		ns
f <sub>R</sub> MAX	Maximum Frequency (FO = 64)		120		105		90		80		60	MHz
<b>Clock-to-Clock Skews</b>												
t <sub>I</sub> OHCWSW	I/O Clock to H-Clock Skew	0.0	2.6	0.0	2.7	0.0	2.9	0.0	3.0	0.0	3.0	ns
t <sub>I</sub> ORCWSW	I/O Clock to R-Clock Skew (FO = 64) (FO = 216)	0.0	1.7 0.0	0.0 5.0	1.7 0.0	0.0 5.0	1.7 0.0	0.0 5.0	1.7 0.0	0.0 5.0	5.0 5.0	ns
t <sub>H</sub> RCWSW	H-Clock to R-Clock Skew (FO = 64) (FO = 216)	0.0	1.3 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 0.0	0.0 3.0	1.0 3.0	ns

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

**A14100A, A14V100A Timing Characteristics (continued)****Table 2-35 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module Input Propagation Delays		-3 Speed <sup>1</sup>		-2 Speed <sup>1</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INY</sub>	Input Data Pad to Y		2.8		3.2		3.6		4.2		5.5	ns
t <sub>ICKY</sub>	Input Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t <sub>OCKY</sub>	Output Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t <sub>ICLRY</sub>	Input Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
t <sub>OCLRY</sub>	Output Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
<b>Predicted Input Routing Delays<sup>2</sup></b>												
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
<b>I/O Module Sequential Timing (wrt IOCLK pad)</b>												
t <sub>INH</sub>	Input F-F Data Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input F-F Data Setup	1.2		1.4		1.5		1.8		1.8		ns
t <sub>IDEH</sub>	Input Data Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>IDESU</sub>	Input Data Enable Setup	5.8		6.5		7.5		8.6		8.6		ns
t <sub>OUTH</sub>	Output F-F Data hold	0.7		0.8		1.0		1.0		1.0		ns
t <sub>OUTSU</sub>	Output F-F Data Setup	0.7		0.8		1.0		1.0		1.0		ns
t <sub>ODEH</sub>	Output Data Enable Hold	0.3		0.4		0.5		0.5		0.5		ns
t <sub>ODESU</sub>	Output Data Enable Setup	1.3		1.5		2.0		2.0		2.0		ns

Notes: \*

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### A14100A, A14V100A Timing Characteristics (continued)

**Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module – TTL Output Timing <sup>1</sup>		–3 Speed <sup>2</sup>		–2 Speed <sup>2</sup>		–1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		9.5		9.5		10.5		12.0		15.6	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		12.8		12.8		15.3		17.0		22.1	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Module – CMOS Output Timing <sup>1</sup>												
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.0		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		10.4		10.4		12.4		13.8		17.9	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		14.5		14.5		17.4		19.3		25.1	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF

Notes: \*

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

**SDO              Serial Data Output (Output)**

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

**DCLK              Diagnostic Clock (Input)**


Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

**VCC              5 V Supply Voltage**

HIGH supply voltage.

# 3 – Package Pin Assignments

PL84



*Note: This is the top view of the package.*

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>.


<b>PL84</b>			
<b>Pin Number</b>	<b>A1415, A14V15 Function</b>	<b>A1425, A14V25 Function</b>	<b>A1440, A14V40 Function</b>
1	VCC	VCC	VCC
2	GND	GND	GND
3	VCC	VCC	VCC
4	PRA, I/O	PRA, I/O	PRA, I/O
11	DCLK, I/O	DCLK, I/O	DCLK, I/O
12	SDI, I/O	SDI, I/O	SDI, I/O
16	MODE	MODE	MODE
27	GND	GND	GND
28	VCC	VCC	VCC
40	PRB, I/O	PRB, I/O	PRB, I/O
41	VCC	VCC	VCC
42	GND	GND	GND
43	VCC	VCC	VCC
45	HCLK, I/O	HCLK, I/O	HCLK, I/O
52	SDO	SDO	SDO
53	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O
59	VCC	VCC	VCC
60	VCC	VCC	VCC
61	GND	GND	GND
68	VCC	VCC	VCC
69	GND	GND	GND
74	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O
83	CLKA, I/O	CLKA, I/O	CLKA, I/O
84	CLKB, I/O	CLKB, I/O	CLKB, I/O

## Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PQ100

---




*Note: This is the top view of the package.*

---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>


PQ208, RQ208



Note: This is the top view of the package

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>


**TQ176**

Note: This is the top view.

**Note**

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>


VQ100



Note: *This is the top view.*

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

**CQ132**

Note: This is the top view

**Note**

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

<b>CQ256</b>	
<b>Pin Number</b>	<b>A14100 Function</b>
1	GND
2	SDI, I/O
11	MODE
28	VCC
29	GND
30	VCC
31	GND
46	VCC
59	GND
90	PRB, I/O
91	GND
92	VCC
93	GND
94	VCC
96	HCLK, I/O
110	GND
126	SDO
127	IOPCL, I/O
128	GND

<b>CQ256</b>	
<b>Pin Number</b>	<b>A14100 Function</b>
141	VCC
158	GND
159	VCC
160	GND
161	VCC
174	VCC
175	GND
176	GND
188	IOCLK, I/O
189	GND
219	CLKA, I/O
220	CLKB, I/O
221	VCC
222	GND
223	VCC
224	GND
225	PRA, I/O
240	GND
256	DCLK, I/O

*Notes:*

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.