E·XFL



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Detalls | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 200 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 70 |
| Number of Gates | 1500 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1415a-plg84i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product Plan

| | | Speed | Grade ¹ | Application ¹ | | | | |
|---|-----------------------|-------|--------------------|--------------------------|---|---|---|---|
| Device/Package | Std. | -1 | -2 | -3 | С | I | М | В |
| A1415A Device | | 1 | | 1 | | | • | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | 1 | D | D | ✓ | 1 | 1 | - |
| 100-Pin Plastic Quad Flatpack (PQFP) | 1 | ✓ | D | D | ✓ | 1 | 1 | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | 1 | 1 | 1 | - |
| 100-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | - | - | - |
| A14V15A Device | | | | | | | • | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | - | - | — | ✓ | - | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | - | - | - | 1 | - | - | - |
| A1425A Device | 1 | I | | 1 | | | 1 | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | ✓ | D | D | ✓ | 1 | | |
| 100-Pin Plastic Quad Flatpack (PQFP) | 1 | 1 | D | D | 1 | ✓ | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | 1 | 1 | - | - |
| 132-Pin Ceramic Quad Flatpack (CQFP) | 1 | 1 | - | - | 1 | - | 1 | 1 |
| 133-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | _ | D | D |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | ✓ | D | D | ✓ | ~ | - | - |
| A14V25A Device | • | | • | | | • | | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | - | - | — | ✓ | - | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | - | - | - | 1 | - | - | - |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | - | - | - | 1 | - | - | - |
| A1440A Device | | 1 | L | 1 | J | | 1 | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | ✓ | 1 | D | D | 1 | 1 | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | ✓ | ✓ | - | - |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | 1 | D | D | 1 | 1 | - | - |
| 175-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | - | - | - |
| 176-Pin Thin Quad Flatpack (TQFP) | 1 | 1 | D | D | 1 | 1 | - | _ |

Notes:

 Applications:
 C = Commercial
 I = Industrial M = Military

Availability: $\checkmark = Available$ P = Planned

- = Not plannedD = Discontinued

Speed Grade: -1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std. -3 = Approx. 35% faster than Std. (-2 and -3 speed grades have been discontinued.)



The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ jc, and the junction to ambient air characteristic is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a CPGA 175-pin package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} °C/W} = \frac{150°C - 70°C}{25°C/W} = 3.2 \text{ W}$$

EQ 2

| Package Type∗ | Pin Count | θ _{jc} | θ _{ja} Still Air | θ _{ja} 300 ft./min. | Units |
|-----------------------------|-----------|-----------------|------------------------------|---------------------------------|-------|
| Ceramic Pin Grid Array | 100 | 20 | 35 | 17 | °C/W |
| | 133 | 20 | 30 | 15 | °C/W |
| | 175 | 20 | 25 | 14 | °C/W |
| | 207 | 20 | 22 | 13 | °C/W |
| | 257 | 20 | 15 | 8 | °C/W |
| Ceramic Quad Flatpack | 132 | 13 | 55 | 30 | °C/W |
| | 196 | 13 | 36 | 24 | °C/W |
| | 256 | 13 | 30 | 18 | °C/W |
| Plastic Quad Flatpack | 100 | 13 | 51 | 40 | °C/W |
| | 160 | 10 | 33 | 26 | °C/W |
| | 208 | 10 | 33 | 26 | °C/W |
| Very Thin Quad Flatpack | 100 | 12 | 43 | 35 | °C/W |
| Thin Quad Flatpack | 176 | 11 | 32 | 25 | °C/W |
| Power Quad Flatpack | 208 | 0.4 | 17 | 13 | °C/W |
| Plastic Leaded Chip Carrier | 84 | 12 | 37 | 28 | °C/W |
| Plastic Ball Grid Array | 225 | 10 | 25 | 19 | °C/W |
| | 313 | 10 | 23 | 17 | °C/W |

Table 2-8 • Package Thermal Characteristics

Note: Maximum power dissipation in still air:

PQ160 = 2.4 W PQ208 = 2.4 W PQ100 = 1.6 W VQ100 = 1.9 W TQ176 = 2.5 W PL84 = 2.2 W RQ208 = 4.7 W BG225 = 3.2 W BG313 = 3.5 W


Determining Average Switching Frequency


To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:

| Table 2-13 • Guidelines | for Predicting | Power Dissipation |
|-------------------------|-------------------|----------------------|
| | , ioi i ioaioaing | i enter Bioorpatient |

| Data | Value |
|--|---------------------------|
| Logic Modules (m) | 80% of modules |
| Inputs switching (n) | # inputs/4 |
| Outputs switching (p) | # output/4 |
| First routed array clock loads (q1) | 40% of sequential modules |
| Second routed array clock loads (q2) | 40% of sequential modules |
| Load capacitance (CL) | 35 pF |
| Average logic module switching rate (fm) | F/10 |
| Average input switching rate (fn) | F/5 |
| Average output switching rate (fp) | F/10 |
| Average first routed array clock rate (fq1) | F/2 |
| Average second routed array clock rate (fq2) | F/2 |
| Average dedicated array clock rate (fs1) | F |
| Average dedicated I/O clock rate (fs2) | F |

Accelerator Series FPGAs – ACT 3 Family








Figure 2-17 • I/O Module: Sequential Output Timing Characteristics

A1460A, A14V60A Timing Characteristics (continued)

| I/O Mod | ule Input Propagation Delays | -3 Sp | beed ¹ | -2 Sp | beed ¹ | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | ¹ Units |
|--------------------|--------------------------------------|-------|-------------------|-------|-------------------|------|------|------|-------|-------|--------------------|--------------------|
| Parame | Parameter/Description | | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predict | ed Input Routing Delays ² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Mod | ule Sequential Timing (wrt IOCLK | pad) | | | | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.3 | | 1.5 | | 1.8 | | 2.0 | | 2.0 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.0 | | ns |

Notes:

5. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

6. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1460A, A14V60A Timing Characteristics (continued)

| Table 2-33 • A1460A. | A14V60A Worst-Case Con | nmercial Conditions. V | CC = 4.75 V. T ₁ = 70°C |
|----------------------|------------------------|------------------------|------------------------------------|
| 10010 E 00 1114001 | | | 00 = 4000, $1 = 100$ |

| Dedicate | d (hardwired) I/O Clock Network | —3 Sp | beed ¹ | -2 Sp | beed ¹ | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|----------------------|---|------------|-------------------|------------|-------------------|------------|------------|------------|------------|------------|--------------------|-------|
| Paramete | er/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{IOCKH} | Input Low to High (pad to I/O module input) | | 2.3 | | 2.6 | | 3.0 | | 3.5 | | 4.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOCKSW} | Maximum Skew | | 0.6 | | 0.6 | | 0.6 | | 0.6 | | 0.6 | ns |
| t _{IOP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{IOMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Dedicate | d (hardwired) Array Clock | | | | • | | | • | - | | | |
| t _{HCKH} | Input Low to High (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.6 | | 0.6 | | 0.6 | | 0.6 | | 0.6 | ns |
| t _{HP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{HMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Routed A | rray Clock Networks | | | | | | | • | - | | | |
| t _{RCKH} | Input Low to High (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 1.8 | ns |
| t _{RP} | Minimum Period (FO = 64) | 8.3 | | 9.3 | | 11.1 | | 12.5 | | 16.7 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 120 | | 105 | | 90 | | 80 | | 60 | MHz |
| Clock-to- | Clock Skews | | | | | - | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 2.6 | 0.0 | 2.7 | 0.0 | 2.9 | 0.0 | 3.0 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 216) | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 5.0 5.0 | ns |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 216) | 0.0 0.0 | 1.3 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | ns |

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

2. Delays based on 35 pF loading.

A14100A, A14V100A Timing Characteristics (continued)

Table 2-35 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Moo | dule Input Propagation Delays | -3 S | beed ¹ | -2 S | beed ¹ | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|--------------------|--------------------------------------|------|-------------------|------|-------------------|------|-----------|------|-----------|-------|--------------------|-------|
| Parame | eter/Description | Min. | Max. | Min. | n. Max. Min. Max. | | Min. Max. | | Min. Max. | | | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predict | ed Input Routing Delays ² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Moo | dule Sequential Timing (wrt IOCLK | pad) | | | | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.2 | | 1.4 | | 1.5 | | 1.8 | | 1.8 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.5 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 2.0 | | 2.0 | | 2.0 | | ns |

Notes: *

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Detailed Specifications

A14100A, A14V100A Timing Characteristics (continued)

Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Moo | dule – TTL Output Timing ¹ | -3 SI | beed ² | –2 Sp | beed ² | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|--------------------|--|-------|-------------------|-------|-------------------|------|------|------|-------|-------|--------------------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{DHS} | Data to Pad, High Slew | | 5.0 | | 5.6 | | 6.4 | | 7.5 | | 9.8 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 7.8 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 9.5 | | 9.5 | | 10.5 | | 12.0 | | 15.6 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 12.8 | | 12.8 | | 15.3 | | 17.0 | | 22.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| I/O Moo | dule – CMOS Output Timing ¹ | | | | • | | • | | | | | |
| t _{DHS} | Data to Pad, High Slew | | 6.2 | | 7.0 | | 7.9 | | 9.3 | | 12.1 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 11.7 | | 13.1 | | 14.9 | | 17.5 | | 22.8 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 5.2 | | 5.9 | | 6.6 | | 7.8 | | 10.1 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 8.9 | | 10.0 | | 11.3 | | 13.3 | | 17.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.0 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 10.4 | | 10.4 | | 12.4 | | 13.8 | | 17.9 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 14.5 | | 14.5 | | 17.4 | | 19.3 | | 25.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.07 | | 0.08 | | 0.09 | | 0.11 | | 0.14 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.05 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |

Notes: *

1. Delays based on 35 pF loading.

2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

Accelerator Series FPGAs – ACT 3 Family

SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.


DCLK Diagnostic Clock (Input)

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

VCC 5 V Supply Voltage

HIGH supply voltage.

PQ160



Note: This is the top view of the package

Note

Microsemi

Accelerator Series FPGAs – ACT 3 Family

| | VQ100 | | | | | | | | | |
|------------|------------------------|------------------------|------------------------|--|--|--|--|--|--|--|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function | | | | | | | |
| 1 | GND | GND | GND | | | | | | | |
| 2 | SDI, I/O | SDI, I/O | SDI, I/O | | | | | | | |
| 7 | MODE | MODE | MODE | | | | | | | |
| 8 | VCC | VCC | VCC | | | | | | | |
| 9 | GND | GND | GND | | | | | | | |
| 20 | VCC | VCC | VCC | | | | | | | |
| 21 | NC | I/O | I/O | | | | | | | |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O | | | | | | | |
| 35 | VCC | VCC | VCC | | | | | | | |
| 36 | GND | GND | GND | | | | | | | |
| 37 | VCC | VCC | VCC | | | | | | | |
| 39 | HCLK, I/O | HCLK, I/O | HCLK, I/O | | | | | | | |
| 49 | SDO | SDO | SDO | | | | | | | |
| 50 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O | | | | | | | |
| 51 | GND | GND | GND | | | | | | | |
| 57 | VCC | VCC | VCC | | | | | | | |
| 58 | VCC | VCC | VCC | | | | | | | |
| 67 | VCC | VCC | VCC | | | | | | | |
| 68 | GND | GND | GND | | | | | | | |
| 69 | GND | GND | GND | | | | | | | |
| 74 | NC | I/O | I/O | | | | | | | |
| 75 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O | | | | | | | |
| 87 | CLKA, I/O | CLKA, I/O | CLKA, I/O | | | | | | | |
| 88 | CLKB, I/O | CLKB, I/O | CLKB, I/O | | | | | | | |
| 89 | VCC | VCC | VCC | | | | | | | |
| 90 | VCC | VCC | VCC | | | | | | | |
| 91 | GND | GND | GND | | | | | | | |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O | | | | | | | |
| 93 | NC | I/O | I/O | | | | | | | |
| 100 | DCLK, I/O | DCLK, I/O | DCLK, I/O | | | | | | | |

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Microsemi

Accelerator Series FPGAs - ACT 3 Family

| CQ132 | | CQ132 | |
|------------|----------------|------------|----------------|
| Pin Number | A1425 Function | Pin Number | A1425 Function |
| 1 | NC | 67 | NC |
| 2 | GND | 74 | GND |
| 3 | SDI, I/O | 75 | VCC |
| 9 | MODE | 78 | VCC |
| 10 | GND | 89 | VCC |
| 11 | VCC | 90 | GND |
| 22 | VCC | 91 | VCC |
| 26 | GND | 92 | GND |
| 27 | VCC | 98 | IOCLK, I/O |
| 34 | NC | 99 | NC |
| 36 | GND | 100 | NC |
| 42 | GND | 101 | GND |
| 43 | VCC | 106 | GND |
| 48 | PRB, I/O | 107 | VCC |
| 50 | HCLK, I/O | 116 | CLKA, I/O |
| 58 | GND | 117 | CLKB, I/O |
| 59 | VCC | 118 | PRA, I/O |
| 63 | SDO | 122 | GND |
| 64 | IOPCL, I/O | 123 | VCC |
| 65 | GND | 131 | DCLK, I/O |
| 66 | NC | 132 | NC |


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Microsemi.

Package Pin Assignments

BG225




Note: This is the top view.

Note



Package Pin Assignments

PG175




Note: This is the top view.

Note



Package Pin Assignments

PG207



Note: This is the top view.

Note

Microsemi

Accelerator Series FPGAs – ACT 3 Family

| | PG257 | | | | |
|-----------------|---|--|--|--|--|
| A14100 Function | Location | | | | |
| CLKA or I/O | L4 | | | | |
| CLKB or I/O | L5 | | | | |
| DCLK or I/O | E4 | | | | |
| GND | B16, C4, D4, D10, D16, E11, J5, K4, K16, L15, R4, T4, T10, T16, T17, X7 | | | | |
| HCLK or I/O | J16 | | | | |
| IOCLK or I/O | Т5 | | | | |
| IOPCL or I/O | R16 | | | | |
| MODE | A5 | | | | |
| NC | E5 | | | | |
| PRA or I/O | J1 | | | | |
| PRB or I/O | J17 | | | | |
| SDI or I/O | B4 | | | | |
| SDO | R17 | | | | |
| VCC | C3, C10, C13, C17, K3, K17, V3, V7, V10, V17, X14 | | | | |

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Datasheet Information

| Revision | Changes | |
|---------------------------|---|------|
| Revision 2 (continued) | | |
| | "BG225" | 3-20 |
| | "PG100" | 3-24 |
| | "PG133" | 3-26 |
| | "PG175" | 3-28 |
| Revision 1 (June 2006) | RoHS compliant information was added to the "Ordering Information" section. | |

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.