



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	310
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	80
Number of Gates	2500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1425a-1pq100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



#### Notes:

- 1. The –2 and –3 speed grades have been discontinued.
- The Ceramic Pin Grid Array packages PG100, PG133, and PG175 have been discontinued in all device densities, speed grades, and temperature grades.
  3. The Plastic Ball Grid Array package BG225 has been discontinued in all device densities (specifically for A1460A), all speed
- grades, and all temperature grades.
- 4. Military Grade devices are no longer available for the A1440A device.
- 5. For more information about discontinued devices, refer to the Product Discontinuation Notices (PDNs) listed below, available on the Microsemi SoC Products Group website:

PDN March 2001 PDN 0104 PDN 0203

PDN 0604 PDN 1004

**Revision 3** 

# **Product Plan**

		Speed	Grade <sup>1</sup>			Applic	ation <sup>1</sup>	
Device/Package	Std.	-1	-2	-3	С	I	М	В
A1415A Device	•	•		•	•	•	•	•
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1	1	_
100-Pin Plastic Quad Flatpack (PQFP)	1	✓	D	D	✓	✓	✓	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	✓	D	D	✓	1	✓	-
100-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	_	_	-
A14V15A Device								
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	-	_	_	✓	_	-	_
100-Pin Very Thin Quad Flatpack (VQFP)	✓	-	-	-	✓	-	-	_
A1425A Device							•	•
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1		
100-Pin Plastic Quad Flatpack (PQFP)	1	✓	D	D	✓	1	-	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	1	D	D	✓	✓	-	_
132-Pin Ceramic Quad Flatpack (CQFP)	✓	✓	-	-	✓	-	✓	1
133-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	_	D	D
160-Pin Plastic Quad Flatpack (PQFP)	✓	✓	D	D	✓	1	-	_
A14V25A Device								
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	-	_	_	✓	_	_	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	-	-	_	✓	-	-	-
160-Pin Plastic Quad Flatpack (PQFP)	1	-	_	_	✓	-	-	-
A1440A Device		.•						
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1	_	_
100-Pin Very Thin Quad Flatpack (VQFP)	✓	1	D	D	✓	✓	-	-
160-Pin Plastic Quad Flatpack (PQFP)	1	1	D	D	<b>✓</b>	✓	-	-
175-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	-	-	-
176-Pin Thin Quad Flatpack (TQFP)	✓	✓	D	D	✓	1	-	-

#### Notes:

1. Applications: C = Commercial I = Industrial M = Military

2. Commercial only

Availability: **√** = Available P = Planned-= Not planned D = Discontinued

Speed Grade:

-1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

-3 = Approx. 35% faster than Std.

(-2 and -3 speed grades have been discontinued.)

Revision 3 Ш



ACT 3 Family Overview

Table 1-1 • Chip-to-Chip Performance (worst-case commercial)

Device and Speed Grade	t <sub>CKHS</sub> (ns)	t <sub>TRACE</sub> (ns)	t <sub>INSU</sub> (ns)	Total (ns)	MHz
A1425A -3	7.5	1.0	1.8	10.3	97
A1460A -3	9.0	1.0	1.3	11.3	88
A1425A -2	7.5	1.0	2.0	10.5	95
A1460A -2	9.0	1.0	1.5	11.5	87
A1425A -1	9.0	1.0	2.3	12.3	81
A1460A -1	10.0	1.0	1.8	12.8	78
A1425A STD	10.0	1.0	2.7	13.7	73
A1460A STD	11.5	1.0	2.0	14.5	69

Note: The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

1-2 Revision 3



### **Horizontal Routing**

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 2-7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.




Figure 2-7 • Horizontal Routing Tracks and Segments

# **Vertical Routing**

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 2-8.




Figure 2-8 • Vertical Routing Tracks and Segments

2-6 Revision 3

# **5 V Operating Conditions**

Table 2-2 • Absolute Maximum Ratings<sup>1</sup>, Free Air Temperature Range

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

#### Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
5 V power supply tolerance	±5	±10	±10	%VCC

Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

Table 2-4 • Electrical Specifications

			Coi	mmercial	In	dustrial	N	Military	
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1,2</sup>	High level output	IOH = -4 mA (CMOS)	_	_	3.7	-	3.7	_	V
		IOH = -6 mA (CMOS)	3.84						V
		$IOH = -10 \text{ mA } (TTL)^3$	2.40						V
VOL <sup>1,2</sup>	Low level output	IOL = +6 mA (CMOS)		0.33		0.4		0.4	V
		$IOL = +12 \text{ mA } (TTL)^3$		0.50					
VIH	High level input	TTL inputs	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIL	Low level input	TTL inputs	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
IIN	Input leakage	VI = VCC or GND	-10	+10	-10	+10	-10	+10	μΑ
IOZ	3-state output leakage	VO = VCC or GND	-10	+10	-10	+10	-10	+10	μΑ
C <sub>IO</sub>	I/O capacitance <sup>3,4</sup>			10		10		10	pF
ICC(S)	Standby VCC supply cu	rrent (typical = 0.7 mA)		2		10		20	mΑ
ICC(D)	Dynamic VCC supply c	urrent. See the Power Dis	ssipatio	on section.					

### Notes:

- Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
- 2. Tested one output at a time, VCC = minimum.
- 3. Not tested; for information only.
- 4. VOUT = 0 V, f = 1 MHz
- 5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.

Table 2-10 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C <sub>EQM</sub> )	6.7
Input Buffers (C <sub>EQI</sub> )	7.2
Output Buffers (C <sub>EQO</sub> )	10.4
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	1.6
Dedicated Clock Buffer Loads (C <sub>EQCD</sub> )	0.7
I/O Clock Buffer Loads (C <sub>EQCI)</sub>	0.9

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.

$$\begin{split} & \text{Power =VCC$^2$} * \text{[(m * C_{EQM} * f_m)_{modules} + (n * C_{EQI} * f_n)_{inputs} \\ & + (p * (C_{EQO} + C_L) * f_p)_{outputs} \\ & + 0.5 * (q1 * C_{EQCR} * f_{q1})_{routed\_Clk1} + (r1 * fq1)_{routed\_Clk1} \\ & + 0.5 * (q2 * C_{EQCR} * fq2)_{routed\_Clk2} \\ & + (r_2 * f_{q2})_{routed\_Clk2} + 0.5 * (s_1 * C_{EQCD} * f_{s1})_{dedicated\_Clk} \\ & + (s_2 * C_{EQCI} * f_{s2})_{IO\_Clk} \end{split}$$

EQ5

#### Where:

m = Number of logic modules switching at f<sub>m</sub>

n = Number of input buffers switching at fn

p = Number of output buffers switching at f<sub>p</sub>

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

s<sub>1</sub> = Fixed number of clock loads on the dedicated array clock

s<sub>2</sub> = Fixed number of clock loads on the dedicated I/O clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

 $C_{EQI}$  = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>EOCD</sub> = Equivalent capacitance of dedicated array clock in pF

C<sub>FOCI</sub> = Equivalent capacitance of dedicated I/O clock in pF

C<sub>L</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>n</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

f<sub>q2</sub> = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz

f<sub>s2</sub> = Average dedicated I/O clock rate in MHz




Figure 2-11 • Output Buffers




Figure 2-12 • AC Test Loads




Figure 2-13 • Input Buffer Delays




Figure 2-16 • I/O Module: Sequential Input Timing Characteristics




Figure 2-17 • I/O Module: Sequential Output Timing Characteristics



**Detailed Specifications** 

### A1425A, A14V25A Timing Characteristics

Table 2-22 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic N	Module Propagation Delays <sup>2</sup>	−3 S	peed <sup>3</sup>	-2 S <sub>l</sub>	peed <sup>3</sup>	–1 S	peed	Std. S	Speed	3.3 V	Units	
Parame	eter/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>											
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Module Sequential Timing											•
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		250		200		150		125		100	MHz

#### Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- 3. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.
- 4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-26 Revision 3



**Detailed Specifications** 

### A1440A, A14V40A Timing Characteristics

Table 2-26 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic N	Module Propagation Delays <sup>2</sup>	-3 Sp	peed 3	-2 S <sub>l</sub>	peed <sup>3</sup>	-1 S	peed	Std. S	peed	3.3 V	Units	
Parame	eter/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>						•					
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Module Sequential Timing						•					
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		250		200		150		125		100	MHz

#### Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- 3. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.
- 4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-30 Revision 3

## A1440A, A14V40A Timing Characteristics (continued)

Table 2-29 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V,  $T_J = 70^{\circ}$ C

Dedicate	d (hardwired) I/O Clock Network	–3 Sp	eed <sup>1</sup>	–2 Sp	oeed <sup>1</sup>	–1 S	peed	Std.	Speed	3.3 V	Speed <sup>1</sup>	Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>IOCKH</sub>	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t <sub>IOPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IPOWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IOSAPW</sub>	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t <sub>iocksw</sub>	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t <sub>IOP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>IOMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Dedicate	d (hardwired) Array Clock											
t <sub>HCKH</sub>	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HCKL</sub>	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HCKSW</sub>	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>HMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Routed A	rray Clock Networks											
t <sub>RCKH</sub>	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t <sub>RCKL</sub>	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t <sub>RPWH</sub>	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RPWL</sub>	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RCKSW</sub>	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t <sub>RP</sub>	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f <sub>RMAX</sub>	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
Clock-to-	Clock Skews											
t <sub>IOHCKSW</sub>	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t <sub>IORCKSW</sub>	I/O Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	3.0 3.0	ns
t <sub>HRCKSW</sub>	H-Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns

#### Notes:

<sup>1.</sup> The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

<sup>2.</sup> Delays based on 35 pF loading.



**Detailed Specifications** 

# A14100A, A14V100A Timing Characteristics (continued)

Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	dule – TTL Output Timing <sup>1</sup>	-3 S <sub>I</sub>	peed <sup>2</sup>	-2 Sp	peed <sup>2</sup>	-1 S	peed	Std.	Speed	3.3 V	Speed <sup>1</sup>	Units
Parame	eter/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		9.5		9.5		10.5		12.0		15.6	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		12.8		12.8		15.3		17.0		22.1	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Mod	dule – CMOS Output Timing <sup>1</sup>											
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.0		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		10.4		10.4		12.4		13.8		17.9	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		14.5		14.5		17.4		19.3		25.1	ns
$d_TLHHS$	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF


Notes: \*

2-40 Revision 3

<sup>1.</sup> Delays based on 35 pF loading.

<sup>2.</sup> The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

## **PQ160**



Note: This is the top view of the package

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx


PQ208, RQ208											
Pin Number	A1460, A14V60 Function	A14100, A14V100 Function									
1	GND	GND									
2	SDI, I/O	SDI, I/O									
11	MODE	MODE									
12	VCC	VCC									
25	VCC	VCC									
26	GND	GND									
27	VCC	VCC									
28	GND	GND									
40	VCC	VCC									
41	VCC	VCC									
52	GND	GND									
53	NC	I/O									
60	VCC	VCC									
65	NC	I/O									
76	PRB, I/O	PRB, I/O									
77	GND	GND									
78	VCC	VCC									
79	GND	GND									
80	VCC	VCC									
82	HCLK, I/O	HCLK, I/O									
98	VCC	VCC									
102	NC	I/O									
103	SDO	SDO									
104	IOPCL, I/O	IOPCL, I/O									
105	GND	GND									
114	VCC	VCC									

PQ208, RQ208				
Pin Number	A1460, A14V60 Function	A14100, A14V100 Function		
115	VCC	VCC		
116	NC	I/O		
129	GND	GND		
130	VCC	VCC		
131	GND	GND		
132	VCC	VCC		
145	VCC	VCC		
146	GND	GND		
147	NC	I/O		
148	VCC	VCC		
156	IOCLK, I/O	IOCLK, I/O		
157	GND	GND		
158	NC	I/O		
164	VCC	VCC		
180	CLKA, I/O	CLKA, I/O		
181	CLKB, I/O	CLKB, I/O		
182	VCC	VCC		
183	GND	GND		
184	VCC	VCC		
185	GND	GND		
186	PRA, I/O	PRA, I/O		
195	NC	I/O		
201	VCC	VCC		
205	NC	I/O		
208	DCLK, I/O	DCLK, I/O		

### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

# **CQ256**



Note: This is the top view.

### Note


For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-18 Revision 3



Package Pin Assignments

## **PG133**



Note: This is the top view.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-26 Revision 3



Accelerator Series FPGAs - ACT 3 Family

PG175			
A1440 Function	Location		
CLKA or I/O	C9		
CLKB or I/O	A9		
DCLK or I/O	D5		
GND	D4, D8, D11, D12, E4, E14, H4, H12, L4, L12, M4, M8, M12		
HCLK or I/O	R8		
IOCLK or I/O	E12		
IOPCL or I/O	P13		
MODE	F3		
NC	A1, A2, A15, B2, B3, P2, P14, R1, R2, R14, R15		
PRA or I/O	B8		
PRB or I/O	R7		
SDI or I/O	D3		
SDO	N12		
VCC	C3, C8, C13, E15, H3, H13, L1, L14, N3, N8, N13		


#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The PG175 package has been discontinued.



Package Pin Assignments

## **PG207**



Note: This is the top view.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-30 Revision 3



### Datasheet Information

Revision	Changes	
Revision 2 (continued)	In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued:	
	"BG225"	3-20
	"PG100"	3-24
	"PG133"	3-26
	"PG175"	3-28
Revision 1 (June 2006)	RoHS compliant information was added to the "Ordering Information" section.	II

4-2 Revision 3



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.