



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	310
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	80
Number of Gates	2500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1425a-1pqg100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Microsemi

Accelerator Series FPGAs – ACT 3 Family

	Speed Grade ¹				Application ¹			
Device/Package	Std.	-1	-2	-3	С	I	м	В
A14V40A Device		1	1			1	•	
84-Pin Plastic Leaded Chip Carrier (PLCC)	1	-	-	-	✓	-	-	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	_	_	-	1	_	-	-
160-Pin Plastic Quad Flatpack (PQFP)	1	_	_	-	1	_	-	-
176-Pin Thin Quad Flatpack (TQFP)	1	_	-	-	1	-	-	-
A1460A Device		1	1					
160-Pin Plastic Quad Flatpack (PQFP)	1	 ✓ 	D	D	 ✓ 	1	-	-
176-Pin Thin Quad Flatpack (TQFP)	1	1	D	D	1	1	-	-
196-Pin Ceramic Quad Flatpack (CQFP)	1	1	_	-	1	_	1	1
207-Pin Ceramic Pin Grid Array (CPGA)	1	1	D	D	1	-	1	1
208-Pin Plastic Quad Flatpack (PQFP)	1	✓	D	D	~	✓	-	-
225-Pin Plastic Ball Grid Array (BGA)	D	D	D	D	D	-	-	-
A14V60A Device		1	1			1	•	
160-Pin Plastic Quad Flatpack (PQFP)	✓	-	-	-	✓	_	-	-
176-Pin Thin Quad Flatpack (TQFP)	1	-	-	-	✓	_	-	-
208-Pin Plastic Quad Flatpack (PQFP)	1	-	-	-	✓	-	-	-
A14100A Device				•	•			
208-Pin Power Quad Flatpack (RQFP)	1	✓	D	D	✓	✓	-	-
257-Pin Ceramic Pin Grid Array (CPGA)	1	1	D	D	 ✓ 	_	1	1
313-Pin Plastic Ball Grid Array (BGA)	1	✓	D	D	✓	_	-	-
256-Pin Ceramic Quad Flatpack (CQFP)	1	1	-	-	1	_	~	1
A14V100A Device	•	•	•	•	•	•	-	
208-Pin Power Quad Flatpack (RQFP)	1	-	-	-	✓	_	-	-
313-Pin Plastic Ball Grid Array (BGA)	1	_	-	-	1	-	-	-

Notes:

1. Applications: C = CommercialI = Industrial
M = Military
Commercial only

- Availability:
- ✓ = Available
- P = Planned- = Not planned
- D = Discontinued

Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std. -3 = Approx. 35% faster than Std. (-2 and -3 speed grades have been discontinued.)

Plastic Device Resources

Device	Logic					User	l/Os					
Series	Modules	Gates	PL84	PQ100	PQ160	PQ/RQ208	VQ100	TQ176	BG225*	BG313		
A1415	200	1500	70	80	-	-	80	-	-	-		
A1425	310	2500	70	80	100	-	83	-	-	-		
A1440	564	4000	70	-	131	-	83	140	-	-		
A1460	848	6000	-	-	131	167	-	151	168	-		
A14100	1377	10000	-	-	-	175	-	-	-	228		

Note: *Discontinued

Hermetic Device Resources

Device	Logic		User I/Os							
Series	Modules	Gates	PG100*	PG133*	PG175*	PG207	PG257	CQ132	CQ196	CQ256
A1415	200	1500	80	-	-	-	-	-	-	-
A1425	310	2500	-	100	-	-	-	100	-	-
A1440	564	4000	-	-	140	-	-	-	-	-
A1460	848	6000	-	-	-	168	-	-	168	-
A14100	1377	10000	-	-	-	-	228	-	-	228

Note: *Discontinued

Contact your local Microsemi SoC Products Group (formerly Actel) representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

2 – Detailed Specifications

This section of the datasheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. The on-chip circuitry required to program the devices is not covered.

Topology

The ACT 3 family architecture is composed of six key elements: Logic modules, I/O modules, I/O Pad Drivers, Routing Tracks, Clock Networks, and Programming and Test Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 2-1.




Figure 2-1 • Generalized Floor Plan of ACT 3 Device

The S-module contains a full implementation of the C-module plus a clearable sequential element that can either implement a latch or flip-flop function. The S-module can therefore implement any function implemented by the C-module. This allows complex combinatorial-sequential functions to be implemented with no delay penalty. The Designer Series Development System will automatically combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic module and eliminating a module delay.

The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a multiplexer select at the clock input to the S-module.

I/Os

I/O Modules

I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in the array and access the routing channels in a similar fashion to logic modules. The I/O module schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.




Figure 2-4 • Functional Diagram for I/O Module

Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock (IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be selected individually on an I/O module by I/O module basis.



The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

5 V Operating Conditions

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Table 2-2 • Absolute Maximum Ratings¹, Free Air Temperature Range

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
5 V power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

			Со	nmercial	Industrial		Military		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ^{1,2}	High level output	IOH = -4 mA (CMOS)	-	-	3.7	-	3.7	-	V
		IOH = –6 mA (CMOS)	3.84						V
		IOH = –10 mA (TTL) ³	2.40						V
VOL ^{1,2}	Low level output	IOL = +6 mA (CMOS)		0.33		0.4		0.4	V
		IOL = +12 mA (TTL) ³		0.50					
VIH	High level input	TTL inputs	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIL	Low level input	TTL inputs	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
IIN	Input leakage	VI = VCC or GND	-10	+10	-10	+10	-10	+10	μA
IOZ	3-state output leakage	VO = VCC or GND	-10	+10	-10	+10	-10	+10	μA
C _{IO}	I/O capacitance ^{3,4}			10		10		10	pF
ICC(S)	Standby VCC supply cu	rrent (typical = 0.7 mA)		2		10		20	mA
ICC(D)	Dynamic VCC supply c	urrent. See the Power Dis	ssipatio	on section.	•			•	.

Table 2-4 • Electrical Specifications

Notes:

1. Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.

2. Tested one output at a time, VCC = minimum.

3. Not tested; for information only.

4. VOUT = 0 V, f = 1 MHz

5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.



Detailed Specifications

3.3 V Operating Conditions

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-6 • Recommended Operating Conditions

Parameter	Commercial	Units
Temperature range*	0 to +70	°C
Power supply tolerance	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial.

		C	ommercial	
Parameter		Min.	Max.	Units
VOH ¹	IOH = -4 mA	2.15	_	V
	IOH = -3.2 mA	2.4		V
VOL ¹	IOL = 6 mA		0.4	V
VIL		-0.3	0.8	V
VIH		2.0	VCC + 0.3	V
Input transition time t _R , t _F ²	VI = VCC or GND	-10	+10	μA
C _{IO} I/O Capacitance ^{2,3}			10	pF
Standby current, ICC ⁴ (typical =	0.3 mA)		0.75	mA
Leakage current ⁵		-10	10	μA

1. Only one output tested at a time. VCC = minimum.

2. Not tested; for information only.

3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f - 1 MHz.

4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.

5. VO, VIN = VCC or GND

Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:

Table 2-13 • Guidelines	for Predicting Pov	ver Dissipation
	or i rouroung i or	noi biooipation

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (CL)	35 pF
Average logic module switching rate (fm)	F/10
Average input switching rate (fn)	F/5
Average output switching rate (fp)	F/10
Average first routed array clock rate (fq1)	F/2
Average second routed array clock rate (fq2)	F/2
Average dedicated array clock rate (fs1)	F
Average dedicated I/O clock rate (fs2)	F

Accelerator Series FPGAs – ACT 3 Family




Figure 2-11 • Output Buffers




Figure 2-12 • AC Test Loads




Figure 2-13 • Input Buffer Delays



Tightest Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths of routing track. The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3 family's antifuses, fabricated in 0.8 micron m lithography, offer nominal levels of 200Ω resistance and 6 femtofarad (fF) capacitance per antifuse. The ACT 3 fanout distribution is also tighter than alternative devices due to the low number of antifuses required per interconnect path. The ACT 3 family's proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects using only two antifuses.

The ACT 3 family's tight fanout delay distribution offers an FPGA design environment in which fanout can be traded for the increased performance of reduced logic level designs. This also simplifies performance estimates when designing with ACT 3 devices.

Speed Grade	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8
ACT 3 –3	2.9	3.2	3.4	3.7	4.8
ACT 3 –2	3.3	3.7	3.9	4.2	5.5
ACT 3 –1	3.7	4.2	4.4	4.8	6.2
ACT 3 STD	4.3	4.8	5.1	5.5	7.2

Table 2-14 • Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions

Notes:

- Obtained by added t_{RD(x=FO)} to t_{PD} from the Logic Module Timing Characteristics Tables found in this datasheet.
- 2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

Timing Characteristics

Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ACT 3 family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, result ng in longer net delays for macros connected to long tracks. Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout (FO = 8) routing delays in the datasheet specifications section.

A1415A, A14V15A Timing Characteristics (continued)

Table 2-19 • A1415A.	A14V15A Worst-Case Com	mercial Conditions, VCC	C = 4.75 V. T₁ = 70°C
			,

I/O Module Input Propagation Delays		-3 Sp	-3 Speed ¹ -2 Speed ¹		–1 S	-1 Speed Std. S		Speed 3.3 V Speed ²		Speed ²	Units	
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{INY}	Input Data Pad to Y		2.8		3.2		3.6		4.2		5.5	ns
t _{ICKY}	Input Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{ICLRY}	Input Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
t _{OCLRY}	Output Asynchronous Clear to Y		4.7		5.3		6.0		7.0		9.2	ns
Predict	ed Input Routing Delays ²				•		•					
t _{RD1}	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t _{RD2}	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t _{RD3}	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t _{RD4}	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t _{RD8}	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
I/O Moc	dule Sequential Timing (wrt IOCLK	pad)			•		•					
t _{INH}	Input F-F Data Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU}	Input F-F Data Setup	2.0		2.3		2.5		3.0		3.0		ns
t _{IDEH}	Input Data Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{IDESU}	Input Data Enable Setup	5.8		6.5		7.5		8.6		8.6		ns
t _{OUTH}	Output F-F Data hold	0.7		0.8		0.9		1.0		1.0		ns
t _{OUTSU}	Output F-F Data Setup	0.7		0.8		0.9		1.0		1.0		ns
t _{ODEH}	Output Data Enable Hold	0.3		0.4		0.4		0.5		0.5		ns
f _{ODESU}	Output Data Enable Setup	1.3		1.5		1.7		2.0		2.0		ns

Notes:

1. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:

PDN March 2001 PDN 0104 PDN 0203 PDN 0604 PDN 1004

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Detailed Specifications

A14100A, A14V100A Timing Characteristics

Logic N	gic Module Propagation Delays ²		-3 Speed ³ –2 Speed ³		-1 Speed		Std. Speed		3.3 V Speed ¹		Units	
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t _{CO}	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t _{CLR}	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predicted Routing Delays ⁴												
t _{RD1}	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t _{RD2}	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t _{RD3}	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t _{RD4}	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t _{RD8}	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Nodule Sequential Timing											
t _{SUD}	Flip-Flop Data Input Setup	0.5		0.6		0.8		0.8		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.5		0.5		0.5		ns
t _{SUD}	Latch Data Input Setup	0.5		0.6		0.8		0.8		0.8		ns
t _{HD}	Latch Data Input Hold	0.0		0.0		0.5		0.5		0.5		ns
t _{WASYN}	Asynchronous Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t _{WCLKA}	Flip-Flop Clock Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t _A	Flip-Flop Clock Input Period	5.0		6.8		8.0		10.0		13.4		ns
f _{MAX}	Flip-Flop Clock Frequency		200		150		125		100		75	MHz

Notes:

1. VCC = 3.0 V for 3.3 V specifications.


2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$ or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3 – Package Pin Assignments

PL84



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.




Package Pin Assignments

PQ160					
Pin Number	A1425, A14V25 Function	A1440, A14V40 Function	A1460, A14V60 Function		
1	GND	GND	GND		
2	SDI, I/O	SDI, I/O	SDI, I/O		
5	NC	I/O	I/O		
9	MODE	MODE	MODE		
10	VCC	VCC	VCC		
14	NC	I/O	I/O		
15	GND	GND	GND		
18	VCC	VCC	VCC		
19	GND	GND	GND		
20	NC	I/O	I/O		
24	NC	I/O	I/O		
27	NC	I/O	I/O		
28	VCC	VCC	VCC		
29	VCC	VCC	VCC		
40	GND	GND	GND		
41	NC	I/O	I/O		
43	NC	I/O	I/O		
45	NC	I/O	I/O		
46	VCC	VCC	VCC		
47	NC	I/O	I/O		
49	NC	I/O	I/O		
51	NC	I/O	I/O		
53	NC	I/O	I/O		
58	PRB, I/O	PRB, I/O	PRB, I/O		
59	GND	GND	GND		
60	VCC	VCC	VCC		
62	HCLK, I/O	HCLK, I/O	HCLK, I/O		
63	GND	GND	GND		
74	NC	I/O	I/O		
75	VCC	VCC	VCC		
76	NC	I/O	I/O		
77	NC	I/O	I/O		
78	NC	I/O	I/O		
79	SDO	SDO	SDO		
80	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O		
81	GND	GND	GND		
90	VCC	VCC	VCC		
91	VCC	VCC	VCC		



Package Pin Assignments

CQ132



Note: This is the top view

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Microsemi

Accelerator Series FPGAs - ACT 3 Family

	CQ132	CQ132				
Pin Number	A1425 Function	Pin Number	A1425 Function			
1	NC	67	NC			
2	GND	74	GND			
3	SDI, I/O	75	VCC			
9	MODE	78	VCC			
10	GND	89	VCC			
11	VCC	90	GND			
22	VCC	91	VCC			
26	GND	92	GND			
27	VCC	98	IOCLK, I/O			
34	NC	99	NC			
36	GND	100	NC			
42	GND	101	GND			
43	VCC	106	GND			
48	PRB, I/O	107	VCC			
50	HCLK, I/O	116	CLKA, I/O			
58	GND	117	CLKB, I/O			
59	VCC	118	PRA, I/O			
63	SDO	122	GND			
64	IOPCL, I/O	123	VCC			
65	GND	131	DCLK, I/O			
66	NC	132	NC			


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Microsemi.

Package Pin Assignments

BG225



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Microsemi

Accelerator Series FPGAs – ACT 3 Family

	BG225				
A1460 Function	Location				
CLKA or I/O	C8				
CLKB or I/O	B8				
DCLK or I/O	B2				
GND	A1, A15, D15, F8, G7, G8, G9, H6, H7, H8, H9, H10, J7, J8, J9, K8, P2, R15				
HCLK or I/O	P9				
IOCLK or I/O	B14				
IOPCL or I/O	P14				
MODE	D1				
NC	A11, B5, B7, D8, D12, F6, F11, H1, H12, H14, K11, L1, L13, N8, P5, R1, R8, R11, R14				
PRA or I/O	A7				
PRB or I/O	L7				
SDI or I/O	D4				
SDO	N13				
VCC	A8, B12, D5, D14, E3, E8, E13, H2, H3, H11, H15, K4, L2, L12, M8, M15, P4, P8, R13				


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The BG225 package has been discontinued.

Package Pin Assignments

Microsemi

BG313



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Microsemi

Accelerator Series FPGAs – ACT 3 Family

	BG313
A14100, A14V100 Function	Location
CLKA or I/O	J13
CLKB or I/O	G13
DCLK or I/O	B2
GND	A1, A25, AD2, AE25, J21, L13, M12, M14, N11, N13, N15, P12, P14, R13
HCLK or I/O	T14
IOCLK or I/O	B24
IOPCL or I/O	AD24
MODE	G3
NC	A3, A13, A23, AA5, AA9, AA23, AB2, AB4, AB20, AC13, AC25, AD22, AE1, AE21, B14, C5, C25, D4, D24, E3, E21, F6, F10, F16, G1, G25, H18, H24, J1, J7, J25, K12, L15, L17, M6, N1, N5, N7, N21, N23, P20, R11, T6, T8, U9, U13, U21, V16, W7, Y20, Y24
PRA or I/O	H12
PRB or I/O	AD12
SDI or I/O	C1
SDO	AE23
VCC	AB18, AD6, AE13, C13, C19, E13, G9, H22, K8, K20, M16, N3, N9, N25, U5, W13, V2, V22, V24

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.