



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	310
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	80
Number of Gates	2500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1425a-pq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Product Plan**

		Speed	Grade <sup>1</sup>					
Device/Package	Std.	-1	-2	-3	С	I	М	В
A1415A Device	•	•		•	•	•	•	•
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1	1	_
100-Pin Plastic Quad Flatpack (PQFP)	1	✓	D	D	✓	✓	✓	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	✓	D	D	✓	1	✓	-
100-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	_	_	-
A14V15A Device								
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	-	_	_	✓	_	-	_
100-Pin Very Thin Quad Flatpack (VQFP)	✓	-	-	-	✓	-	-	_
A1425A Device							•	•
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1		
100-Pin Plastic Quad Flatpack (PQFP)	1	✓	D	D	✓	1	-	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	1	D	D	✓	✓	-	_
132-Pin Ceramic Quad Flatpack (CQFP)	✓	✓	-	-	✓	-	✓	1
133-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	_	D	D
160-Pin Plastic Quad Flatpack (PQFP)	✓	✓	D	D	✓	1	-	_
A14V25A Device								
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	-	_	_	✓	_	_	-
100-Pin Very Thin Quad Flatpack (VQFP)	1	-	-	_	✓	-	-	-
160-Pin Plastic Quad Flatpack (PQFP)	1	-	_	_	✓	-	-	-
A1440A Device		.•						
84-Pin Plastic Leaded Chip Carrier (PLCC)	✓	✓	D	D	✓	1	_	_
100-Pin Very Thin Quad Flatpack (VQFP)	1	1	D	D	✓	✓	-	-
160-Pin Plastic Quad Flatpack (PQFP)	1	1	D	D	<b>✓</b>	✓	-	-
175-Pin Ceramic Pin Grid Array (CPGA)	D	D	D	D	D	-	-	-
176-Pin Thin Quad Flatpack (TQFP)	✓	✓	D	D	✓	1	-	-

#### Notes:

1. Applications: C = Commercial I = Industrial M = Military

2. Commercial only

Availability: ✓ = Available P = Planned-= Not planned D = Discontinued

Speed Grade:

-1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

-3 = Approx. 35% faster than Std.

(-2 and -3 speed grades have been discontinued.)

Revision 3 Ш



**ACT 3 Family Overview** 

#### Table of Contents

General Description	
Detailed Specifications	
Topology	2-1
Logic Modules	
I/Os	2-3
Clock Networks	2-4
Routing Structure	2-5
5 V Operating Conditions	2-9
3.3 V Operating Conditions	2-10
Package Thermal Characteristics	2-11

 ACT 3 Timing Model
 2-16

 Pin Descriptions
 2-42

## Package Pin Assignments

ACT 3 Timing Model

L84	. 3-1
Q100	. 3-3
Q160	. 3-5
Q208, RQ208	. 3-8
Q100	3-12
Q132	3-14
Q196	
Q256	3-18
G225	
G313	3-22
G100	
G133	
G175	3-28
G207	
G257	3-32

## **Datasheet Information**

List of Changes	4-
Datasheet Categories	4-
Safety Critical, Life Support, and High-Reliability Applications Policy	4-3

۷I Revision 3

# 1 – ACT 3 Family Overview

## **General Description**

Microsemi's ACT 3 Accelerator Series of FPGAs offers the industry's fastest high-capacity programmable logic device. ACT 3 FPGAs offer a high performance, PCI compliant programmable solution capable of 186 MHz on-chip performance and 9.0 nanosecond clock-to-output (–1 speed grade), with capacities spanning from 1,500 to 10,000 gate array equivalent gates.

The ACT 3 family builds on the proven two-module architecture consisting of combinatorial and sequential logic modules used in Microsemi's 3200DX and 1200XL families. In addition, the ACT 3 I/O modules contain registers which deliver 9.0 nanosecond clock-to-out times (–1 speed grade). The devices contain four clock distribution networks, including dedicated array and I/O clocks, supporting very fast synchronous and asynchronous designs. In addition, routed clocks can be used to drive high fanout signals such as flip-flop resets and output.

The ACT 3 family is supported by Microsemi's Designer Series Development System which offers automatic placement and routing (with automatic or fixed pin assignments), static timing analysis, user programming, and debug and diagnostic probe capabilities.





Figure 1-1 • Predictable Performance (worst-case commercial, -1 speed grade)

## **System Performance Model**





## **Horizontal Routing**

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 2-7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.




Figure 2-7 • Horizontal Routing Tracks and Segments

## **Vertical Routing**

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 2-8.




Figure 2-8 • Vertical Routing Tracks and Segments

2-6 Revision 3

### **Antifuse Connections**

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.)

Table 2-1 shows four types of antifuses.

Table 2-1 • Antifuse Types

Туре	Description
XF	Horizontal-to-vertical connection
HF	Horizontal-to-horizontal connection
VF	Vertical-to-vertical connection
FF	"Fast" vertical connection

Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on page 2-6.

#### **Module Interface**

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

## Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 2-9.




Figure 2-9 • Logic Module Routing Interface



## 3.3 V Operating Conditions

Table 2-5 • Absolute Maximum Ratings<sup>1</sup>, Free Air Temperature Range

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	−0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

#### Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-6 • Recommended Operating Conditions

Parameter	Commercial	Units
Temperature range*	0 to +70	°C
Power supply tolerance	3.0 to 3.6	V

Note: \*Ambient temperature  $(T_A)$  is used for commercial.

Table 2-7 • Electrical Specifications

		С	Commercial			
Parameter		Min.	Max.	Units		
VOH <sup>1</sup>	IOH = -4 mA	2.15	_	V		
	IOH = −3.2 mA	2.4		V		
VOL <sup>1</sup>	IOL = 6 mA		0.4	V		
VIL		-0.3	0.8	V		
VIH		2.0	VCC + 0.3	V		
Input transition time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	VI = VCC or GND	-10	+10	μA		
C <sub>IO</sub> I/O Capacitance <sup>2,3</sup>			10	pF		
Standby current, ICC <sup>4</sup> (typical =	0.3 mA)		0.75	mA		
Leakage current <sup>5</sup>		-10	10	μA		

- 1. Only one output tested at a time. VCC = minimum.
- 2. Not tested; for information only.
- 3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f 1 MHz.
- 4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.
- 5. VO, VIN = VCC or GND

2-10 Revision 3

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.

Table 2-10 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C <sub>EQM</sub> )	6.7
Input Buffers (C <sub>EQI</sub> )	7.2
Output Buffers (C <sub>EQO</sub> )	10.4
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	1.6
Dedicated Clock Buffer Loads (C <sub>EQCD</sub> )	0.7
I/O Clock Buffer Loads (C <sub>EQCI)</sub>	0.9

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.

$$\begin{split} & \text{Power =VCC$^2$} * \text{[(m * C_{EQM} * f_m)_{modules} + (n * C_{EQI} * f_n)_{inputs} \\ & + (p * (C_{EQO} + C_L) * f_p)_{outputs} \\ & + 0.5 * (q1 * C_{EQCR} * f_{q1})_{routed\_Clk1} + (r1 * fq1)_{routed\_Clk1} \\ & + 0.5 * (q2 * C_{EQCR} * fq2)_{routed\_Clk2} \\ & + (r_2 * f_{q2})_{routed\_Clk2} + 0.5 * (s_1 * C_{EQCD} * f_{s1})_{dedicated\_Clk} \\ & + (s_2 * C_{EQCI} * f_{s2})_{IO\_Clk} \end{split}$$

EQ5

#### Where:

m = Number of logic modules switching at f<sub>m</sub>

n = Number of input buffers switching at fn

p = Number of output buffers switching at f<sub>p</sub>

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

s<sub>1</sub> = Fixed number of clock loads on the dedicated array clock

s<sub>2</sub> = Fixed number of clock loads on the dedicated I/O clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

 $C_{EQI}$  = Equivalent capacitance of input buffers in pF

C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>EOCD</sub> = Equivalent capacitance of dedicated array clock in pF

C<sub>FOCI</sub> = Equivalent capacitance of dedicated I/O clock in pF

C<sub>L</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz


f<sub>q2</sub> = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz

f<sub>s2</sub> = Average dedicated I/O clock rate in MHz



## **ACT 3 Timing Model**



Note: Values shown for A1425A -1 speed grade device.

Figure 2-10 • Timing Model

2-16 Revision 3




Figure 2-16 • I/O Module: Sequential Input Timing Characteristics




Figure 2-17 • I/O Module: Sequential Output Timing Characteristics



## A1415A, A14V15A Timing Characteristics

Table 2-18 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic Module Propagation Delays <sup>2</sup>		peed <sup>3</sup>	-2 Speed <sup>3</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
eter/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predicted Routing Delays <sup>4</sup>											
FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Module Sequential Timing											
Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
Flip-Flop Clock Frequency		250		200		150		125		100	MHz
	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q  ed Routing Delays <sup>4</sup> FO = 1 Routing Delay  FO = 2 Routing Delay  FO = 3 Routing Delay  FO = 4 Routing Delay  FO = 8 Routing Delay  Indule Sequential Timing  Flip-Flop Data Input Setup  Flip-Flop Data Input Hold  Latch Data Input Hold  Asynchronous Pulse Width  Flip-Flop Clock Input Period	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q  Red Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 10 Routing Delay FIIp-Flop Data Input Setup FIIp-Flop Data Input Hold Asynchronous Pulse Width FIIp-Flop Clock Pulse Width FIIp-Flop Clock Input Period FIIp-Flop Clock Input Period FIIp-Flop Clock Input Period FIID-Flop Clock Input Period	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q 2.0  Red Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 1.4 FO = 1.7 FO = 1.4 FO = 1.	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q  Ed Routing Delays  FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay  FO = 8 Routing Delay  Indule Sequential Timing  Flip-Flop Data Input Setup Latch Data Input Setup Asynchronous Pulse Width Flip-Flop Clock Input Period  Min.  Max. Min.  Max. Min.  Max. Min.  Max. Min.  Max. Min.  Max. Min.  Asynchronous Clear to Q 2.0  2.0  2.0  2.0  2.0  2.0  2.0  2.0	Internal Array Module Sequential Clock to Q Asynchronous Clear to Q Asynchronous Clear to Q  Ed Routing Delays  FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 1 Routing Delay FO = 8 Routing Delay FIIp-Flop Data Input Setup FIIp-Flop Data Input Hold Asynchronous Pulse Width FIIp-Flop Clock Pulse Width FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop Clock Input Period FIIp-Flop Clock FIIp-Flop	Inter/Description         Min.         Max.         Min.         Max.         Min.         Max.         Min.           Internal Array Module         2.0         2.3         2.4         2.3         2.3         2.4         1.0         2.4         1.4         1.6         2.4         1.4         1.6         2.4         1.4         1.6         2.4         1.9         2.4         1.9         2.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2         3.2	Inter/Description         Min.         Max.         Alex         2.6           Sequential Clock to Q         2.0         2.0         2.3         2.6         2.6           Asynchronous Clear to Q         2.0         2.0         2.3         2.6         2.6           Bed Routing Delays         0.9         1.0         1.1         1.6         1.8         1.6         1.8           FO = 4 Routing Delay         1.7         1.9         2.2         3.2         3.6         1.6         1.8         1.9         1.0         1.9         1.0         1.0         1.0         1.0         1.0         1.0         1.0	Inter/Description         Min.         Max.         Min.         As           Ed Counting Clock to Q         2.0         2.0         2.3         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.6         2.1         1.1         1.0         2.2         2.2         2.2         2.2         2.2         2.2         2.2         3.	Inter/Description         Min.         Max.         Alo         3.0           Sequential Clock to Q         2.0         2.3         2.3         2.6         3.0         3.0           Ed Routing Delays         0.9         1.0         1.1         1.3         1.3           FO = 2 Routing Delay         1.4         1.6         1.8         2.1           FO = 3 Routing Delay         1.7         1.9         2.2         2.5           FO = 8 Routing Delay         2.8         3.2         3.6         4.2           Module Sequential Timing           Flip-Flop Data Input Hold         0.0 </td <td>Inter/Description         Min.         Max.         Min.<td>  Min.   Max.   Min.   Min.   Max.   Min.   Max.   Min.   Min.   Min.   Max.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.  </td></td>	Inter/Description         Min.         Max.         Min. <td>  Min.   Max.   Min.   Min.   Max.   Min.   Max.   Min.   Min.   Min.   Max.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.  </td>	Min.   Max.   Min.   Min.   Max.   Min.   Max.   Min.   Min.   Min.   Max.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.   Min.

#### Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- 3. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:

PDN March 2001

PDN 0104

PDN 0203

PDN 0604

PDN 1004

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-22 Revision 3

## A1415A, A14V15A Timing Characteristics (continued)

Table 2-21 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V,  $T_J = 70^{\circ}$ C

Dedicate	Dedicated (hardwired) I/O Clock Network		-3 Speed		peed	-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>IOCKH</sub>	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t <sub>IOPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IPOWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IOSAPW</sub>	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IOCKSW</sub>	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t <sub>IOP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>IOMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Dedicated	d (hardwired) Array Clock			•	•	•	•					
t <sub>HCKH</sub>	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HCKL</sub>	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HCKSW</sub>	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>HMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Routed A	rray Clock Networks				•				•	•	•	
t <sub>RCKH</sub>	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t <sub>RCKL</sub>	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t <sub>RPWH</sub>	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RPWL</sub>	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RCKSW</sub>	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t <sub>RP</sub>	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f <sub>RMAX</sub>	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
Clock-to-	Clock Skews		•	•	•		•			-		
t <sub>IOHCKSW</sub>	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t <sub>IORCKSW</sub>	I/O Clock to R-Clock Skew (FO = 64)	0.0	1.0	0.0	1.0	0.0	1.0	0.0	1.0	0.0	3.0	ns
t <sub>HRCKSW</sub>	H-Clock to R-Clock Skew (FO = 64) (FO = 50% maximum)	0.0	1.0	0.0	1.0	0.0	1.0	0.0	1.0	0.0 0.0	3.0 3.0	ns

#### Notes:

- 1. Delays based on 35 pF loading.
- 2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.



## A1425A, A14V25A Timing Characteristics

Table 2-22 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic Module Propagation Delays <sup>2</sup>		-3 S∣	-3 Speed <sup>3</sup> -2 Speed <sup>3</sup>		peed <sup>3</sup>	-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>		•				•					
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Module Sequential Timing		•				•					
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	1.9		2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		250		200		150		125		100	MHz

#### Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- 3. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.
- 4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-26 Revision 3



## A1460A, A14V60A Timing Characteristics

Table 2-30 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C<sup>1</sup>

Logic Module Propagation Delays <sup>2</sup>		−3 S	-3 Speed <sup>3</sup> -2 Speed <sup>3</sup>		eed <sup>3</sup>	-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0		3.9	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0		3.9	ns
Predict	ed Routing Delays <sup>4</sup>						•					
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.1		1.3		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.2		1.4		1.6		1.8		2.4	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.4		1.6		1.8		2.1		2.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.7		1.9		2.2		2.5		3.3	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.8		3.2		3.6		4.2		5.5	ns
Logic N	Module Sequential Timing											•
t <sub>SUD</sub>	Flip-Flop Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Setup	0.5		0.6		0.7		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	2.4		3.2		3.8		4.8		6.5		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		6.8		8.0		10.0		13.4		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		200		150		125		100		75	MHz

#### Notes:

- 1. VCC = 3.0 V for 3.3 V specifications.
- 2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- 3. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.
- 4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-34 Revision 3

### Package Pin Assignments

PQ100				
Pin Number	A1415 Function	A1425 Function		
2	IOCLK, I/O	IOCLK, I/O		
14	CLKA, I/O	CLKA, I/O		
15	CLKB, I/O	CLKB, I/O		
16	VCC	VCC		
17	GND	GND		
18	VCC	VCC		
19	GND	GND		
20	PRA, I/O	PRA, I/O		
27	DCLK, I/O	DCLK, I/O		
28	GND	GND		
29	SDI, I/O	SDI, I/O		
34	MODE	MODE		
35	VCC	VCC		
36	GND	GND		
47	GND	GND		
48	VCC	VCC		
61	PRB, I/O	PRB, I/O		
62	GND	GND		
63	VCC	VCC		
64	GND	GND		
65	VCC	VCC		
67	HCLK, I/O	HCLK, I/O		
77	SDO	SDO		
78	IOPCL, I/O	IOPCL, I/O		
79	GND	GND		
85	VCC	VCC		
86	VCC	VCC		
87	GND	GND		
96	VCC	VCC		
97	GND	GND		

#### Notes:


- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-4 Revision 3



Package Pin Assignments

## **TQ176**



Note: This is the top view.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-10 Revision 3

VQ100					
Pin Number	A1415, A14V15 Function	A1425, A14V25 Function	A1440, A14V40 Function		
1	GND	GND	GND		
2	SDI, I/O	SDI, I/O	SDI, I/O		
7	MODE	MODE	MODE		
8	VCC	VCC	VCC		
9	GND	GND	GND		
20	VCC	VCC	VCC		
21	NC	I/O	I/O		
34	PRB, I/O	PRB, I/O	PRB, I/O		
35	VCC	VCC	VCC		
36	GND	GND	GND		
37	VCC	VCC	VCC		
39	HCLK, I/O	HCLK, I/O	HCLK, I/O		
49	SDO	SDO	SDO		
50	IOPCL, I/O	IOPCL, I/O	IOPCL, I/O		
51	GND	GND	GND		
57	VCC	VCC	VCC		
58	VCC	VCC	VCC		
67	VCC	VCC	VCC		
68	GND	GND	GND		
69	GND	GND	GND		
74	NC	I/O	I/O		
75	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O		
87	CLKA, I/O	CLKA, I/O	CLKA, I/O		
88	CLKB, I/O	CLKB, I/O	CLKB, I/O		
89	VCC	VCC	VCC		
90	VCC	VCC	VCC		
91	GND	GND	GND		
92	PRA, I/O	PRA, I/O	PRA, I/O		
93	NC	I/O	I/O		
100	DCLK, I/O	DCLK, I/O	DCLK, I/O		

## Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Accelerator Series FPGAs – ACT 3 Family

CQ132				
Pin Number	A1425 Function			
1	NC			
2	GND			
3	SDI, I/O			
9	MODE			
10	GND			
11	VCC			
22	VCC			
26	GND			
27	VCC			
34	NC			
36	GND			
42	GND			
43	VCC			
48	PRB, I/O			
50	HCLK, I/O			
58	GND			
59	VCC			
63	SDO			
64	IOPCL, I/O			
65	GND			
66	NC			

CQ132				
Pin Number	A1425 Function			
67	NC			
74	GND			
75	VCC			
78	VCC			
89	VCC			
90	GND			
91	VCC			
92	GND			
98	IOCLK, I/O			
99	NC			
100	NC			
101	GND			
106	GND			
107	VCC			
116	CLKA, I/O			
117	CLKB, I/O			
118	PRA, I/O			
122	GND			
123	VCC			
131	DCLK, I/O			
132	NC			


#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

## **BG225**



Note: This is the top view.

#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-20 Revision 3



Accelerator Series FPGAs – ACT 3 Family

	PG133				
A1425 Function	Location				
CLKA or I/O	D7				
CLKB or I/O	B6				
DCLK or I/O	D4				
GND	A2, C3, C7, C11, C12, F10, G3, G11, L3, L7, L11, M3, N12				
HCLK or I/O	K7				
IOCLK or I/O	C10				
IOPCL or I/O	L10				
MODE	E3				
NC	A1, A7, A13, G1, G13, N1, N7, N13				
PRA or I/O	A6				
PRB or I/O	L6				
SDI or I/O	C2				
SDO	M11				
VCC	B2, B7, B12, E11, G2, G12, J2, J12, M2, M7, M12				

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The PG133 package has been discontinued.