

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	564
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	70
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1440a-1plg84i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Plastic Device Resources**

Device	Logic		User I/Os											
Series	Modules	Gates	PL84	PQ100	PQ160	PQ/RQ208	VQ100	TQ176	BG225*	BG313				
A1415	200	1500	70	80	_	_	80	_	_	_				
A1425	310	2500	70	80	100	_	83	-	-	_				
A1440	564	4000	70	-	131	_	83	140	_	_				
A1460	848	6000	_	_	131	167	_	151	168	-				
A14100	1377	10000	-	_	_	175	1	-	_	228				

Note: \*Discontinued

# **Hermetic Device Resources**

Device	Logic		User I/Os											
Series	Modules	Gates	PG100*	PG133*	PG175*	PG207	PG257	CQ132	CQ196	CQ256				
A1415	200	1500	80	_	_	_	_	_	_	_				
A1425	310	2500	-	100	-	-	_	100	_	-				
A1440	564	4000	-	_	140	_	_	_	_	_				
A1460	848	6000	-	-	_	168	_	-	168	-				
A14100	1377	10000	-	-	-	-	228	-	-	228				

Note: \*Discontinued

Contact your local Microsemi SoC Products Group (formerly Actel) representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

Revision 3 V



**ACT 3 Family Overview** 

#### Table of Contents

, to to talling of ortion	
General Description	-
Detailed Specifications	

## -1 Detailed Specifications Topology ...... 2-1 2-9 5 V Operating Conditions 2-10 3.3 V Operating Conditions ACT 3 Timing Model 2-16 Package Pin Assignments BG225

BG225	٠.	 ٠.	٠.	٠.	٠.	 	 ٠.	٠.	٠.	٠.	 ٠.	٠.	٠.	٠.	٠.	٠.	 	٠.	٠.	٠.		٠.	٠.	٠.	٠.	٠.	٠.	٠.	 	 	 	 		3-20
BG313		 				 	 				 						 												 	 	 	 	. 3	3-22
PG100		 				 	 				 						 												 	 	 	 	. 3	3-24
PG133		 				 	 				 						 												 	 	 	 	. 3	3-26
PG175																																		
PG207		 				 	 				 						 												 	 	 	 	. 3	3-30

PG257	3-32
Datasheet Information	
List of Changes	4-1

Datasheet Categories	4-3
Safety Critical, Life Support, and High-Reliability Applications Policy	4-3

۷I **Revision 3** 



**Detailed Specifications** 

The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

#### I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

## Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

## **Clock Networks**

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

2-4 Revision 3

#### **Dedicated Clocks**

Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by special I/Os.




Figure 2-6 • Clock Networks

The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):

- · Externally from the CLKA pad
- Externally from the CLKB pad
- · Internally from the CLKINA input
- · Internally from the CLKINB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel. The function of the clock module is determined by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like resets, output enables, or data enables. This saves logic modules and results in performance increases in some cases.

# **Routing Structure**

The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

#### **Antifuse Connections**

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.)

Table 2-1 shows four types of antifuses.

Table 2-1 • Antifuse Types

Туре	Description
XF	Horizontal-to-vertical connection
HF	Horizontal-to-horizontal connection
VF	Vertical-to-vertical connection
FF	"Fast" vertical connection

Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on page 2-6.

#### **Module Interface**

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

## Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 2-9.




Figure 2-9 • Logic Module Routing Interface



**Detailed Specifications** 

## **Module Output Connections**

Module outputs have dedicated output segments. Output segments extend vertically two channels above and two channels below, except at the top or bottom of the array. Output segments twist, as shown in Figure 10, so that only four vertical tracks are required.

#### LVT Connections

Outputs may also connect to nondedicated segments called Long Vertical Tracks (LVTs). Each module pair in the array shares four LVTs that span the length of the column. Any module in the column pair can connect to one of the LVTs in the column using an FF connection. The FF connection uses antifuses connected directly to the driver stage of the module output, bypassing the isolation transistor. FF antifuses are programmed at a higher current level than HF, VF, or XF antifuses to produce a lower resistance value.

#### Antifuse Connections

In general every intersection of a vertical segment and a horizontal segment contains an unprogrammed antifuse (XF-type). One exception is in the case of the clock networks.

#### **Clock Connections**

To minimize loading on the clock networks, a subset of inputs has antifuses on the clock tracks. Only a few of the C-module and S-module inputs can be connected to the clock networks. To further reduce loading on the clock network, only a subset of the horizontal routing tracks can connect to the clock inputs of the S-module.

## **Programming and Test Circuits**

The array of logic and I/O modules is surrounded by test and programming circuits controlled by the temporary special I/O pins MODE, SDI, and DCLK. The function of these pins is similar to all ACT family devices. The ACT 3 family also includes support for two Actionprobe<sup>®</sup> circuits, allowing complete observability of any logic or I/O module in the array using the temporary special I/O pins, PRA and PRB.

2-8 Revision 3



**Detailed Specifications** 

# 3.3 V Operating Conditions

Table 2-5 • Absolute Maximum Ratings<sup>1</sup>, Free Air Temperature Range

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	−0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

#### Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-6 • Recommended Operating Conditions

Parameter	Commercial	Units
Temperature range*	0 to +70	°C
Power supply tolerance	3.0 to 3.6	V

Note: \*Ambient temperature  $(T_A)$  is used for commercial.

Table 2-7 • Electrical Specifications

		С	ommercial	
Parameter		Min.	Max.	Units
VOH <sup>1</sup>	IOH = -4 mA	2.15	_	V
	IOH = −3.2 mA	2.4		V
VOL <sup>1</sup>	IOL = 6 mA		0.4	V
VIL		-0.3	0.8	V
VIH		2.0	VCC + 0.3	V
Input transition time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	VI = VCC or GND	-10	+10	μA
C <sub>IO</sub> I/O Capacitance <sup>2,3</sup>			10	pF
Standby current, ICC <sup>4</sup> (typical =	0.3 mA)		0.75	mA
Leakage current <sup>5</sup>		-10	10	μA

- 1. Only one output tested at a time. VCC = minimum.
- 2. Not tested; for information only.
- 3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f 1 MHz.
- 4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.
- 5. VO, VIN = VCC or GND

2-10 Revision 3



# **Tightest Delay Distributions**

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths of routing track. The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3 family's antifuses, fabricated in 0.8 micron m lithography, offer nominal levels of  $200\Omega$  resistance and 6 femtofarad (fF) capacitance per antifuse. The ACT 3 fanout distribution is also tighter than alternative devices due to the low number of antifuses required per interconnect path. The ACT 3 family's proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects using only two antifuses.

The ACT 3 family's tight fanout delay distribution offers an FPGA design environment in which fanout can be traded for the increased performance of reduced logic level designs. This also simplifies performance estimates when designing with ACT 3 devices.

			,,		
Speed Grade	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8
ACT 3 –3	2.9	3.2	3.4	3.7	4.8
ACT 3 –2	3.3	3.7	3.9	4.2	5.5
ACT 3 –1	3.7	4.2	4.4	4.8	6.2
ACT 3 STD	4.3	4.8	5.1	5.5	7.2

Table 2-14 • Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions

#### Notes:

- Obtained by added t<sub>RD(X=FO)</sub> to t<sub>PD</sub> from the Logic Module Timing Characteristics Tables found in this datasheet.
- 2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

# **Timing Characteristics**

Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ACT 3 family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

## Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

## Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, result ng in longer net delays for macros connected to long tracks. Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout (FO=8) routing delays in the datasheet specifications section.

2-20 Revision 3

# A1440A, A14V40A Timing Characteristics (continued)

Table 2-29 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V,  $T_J = 70^{\circ}$ C

Dedicated (hardwired) I/O Clock Network		-3 Speed <sup>1</sup>		-2 Speed <sup>1</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>IOCKH</sub>	Input Low to High (pad to I/O module input)		2.0		2.3		2.6		3.0		3.5	ns
t <sub>IOPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IPOWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IOSAPW</sub>	Minimum Asynchronous Pulse Width	1.9		2.4		3.3		3.8		4.8		ns
t <sub>IOCKSW</sub>	Maximum Skew		0.4		0.4		0.4		0.4		0.4	ns
t <sub>IOP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>IOMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Dedicate	d (hardwired) Array Clock											
t <sub>HCKH</sub>	Input Low to High (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HCKL</sub>	Input High to Low (pad to S-module input)		3.0		3.4		3.9		4.5		5.5	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.9		2.4		3.3		3.8		4.8		ns
t <sub>HCKSW</sub>	Delta High to Low, Low Slew		0.3		0.3		0.3		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	4.0		5.0		6.8		8.0		10.0		ns
f <sub>HMAX</sub>	Maximum Frequency		250		200		150		125		100	MHz
Routed A	rray Clock Networks											
t <sub>RCKH</sub>	Input Low to High (FO = 64)		3.7		4.1		4.7		5.5		9.0	ns
t <sub>RCKL</sub>	Input High to Low (FO = 64)		4.0		4.5		5.1		6.0		9.0	ns
t <sub>RPWH</sub>	Min. Pulse Width High (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RPWL</sub>	Min. Pulse Width Low (FO = 64)	3.3		3.8		4.2		4.9		6.5		ns
t <sub>RCKSW</sub>	Maximum Skew (FO = 128)		0.7		0.8		0.9		1.0		1.0	ns
t <sub>RP</sub>	Minimum Period (FO = 64)	6.8		8.0		8.7		10.0		13.4		ns
f <sub>RMAX</sub>	Maximum Frequency (FO = 64)		150		125		115		100		75	MHz
Clock-to-	Clock Skews											
t <sub>IOHCKSW</sub>	I/O Clock to H-Clock Skew	0.0	1.7	0.0	1.8	0.0	2.0	0.0	2.2	0.0	3.0	ns
t <sub>IORCKSW</sub>	I/O Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	3.0 3.0	ns
t <sub>HRCKSW</sub>	H-Clock to R-Clock Skew (FO = 64) (FO = 144)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns

#### Notes:

<sup>1.</sup> The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

<sup>2.</sup> Delays based on 35 pF loading.



**Detailed Specifications** 

# A14100A, A14V100A Timing Characteristics (continued)

Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Module – TTL Output Timing <sup>1</sup>		-3 S <sub>I</sub>	peed <sup>2</sup>	-2 Speed <sup>2</sup>		-1 Speed		Std. Speed		3.3 V Speed <sup>1</sup>		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DHS</sub>	Data to Pad, High Slew		5.0		5.6		6.4		7.5		9.8	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		4.0		4.5		5.1		6.0		7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.2		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		9.5		9.5		10.5		12.0		15.6	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		12.8		12.8		15.3		17.0		22.1	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.05		0.05		0.06		0.07		0.09	ns/pF
I/O Mod	dule – CMOS Output Timing <sup>1</sup>											
t <sub>DHS</sub>	Data to Pad, High Slew		6.2		7.0		7.9		9.3		12.1	ns
t <sub>DLS</sub>	Data to Pad, Low Slew		11.7		13.1		14.9		17.5		22.8	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew		5.2		5.9		6.6		7.8		10.1	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew		8.9		10.0		11.3		13.3		17.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew		8.0		9.0		10.0		12.0		15.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew		7.4		8.3		9.4		11.0		14.3	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew		10.4		10.4		12.4		13.8		17.9	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew		14.5		14.5		17.4		19.3		25.1	ns
$d_{TLHHS}$	Delta Low to High, High Slew		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew		0.07		0.08		0.09		0.11		0.14	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew		0.03		0.03		0.03		0.04		0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew		0.04		0.04		0.04		0.05		0.07	ns/pF

Notes: \*

2-40 Revision 3


<sup>1.</sup> Delays based on 35 pF loading.

<sup>2.</sup> The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.



# 3 – Package Pin Assignments

# **PL84**




Note: This is the top view of the package.

#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

# **PQ100**



Note: This is the top view of the package.

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

	PQ160				
Pin Number	A1425, A14V25 Function	A1440, A14V40 Function	A1460, A14V60 Function		
92	NC	I/O	I/O		
93	NC	I/O	I/O		
98	GND	GND	GND		
99	VCC	VCC	VCC		
100	NC	I/O	I/O		
103	GND	GND	GND		
107	NC	I/O	I/O		
109	NC	I/O	I/O		
110	VCC	VCC	VCC		
111	GND	GND	GND		
112	VCC	VCC	VCC		
113	NC	I/O	I/O		
119	NC	I/O	I/O		
120	IOCLK, I/O	IOCLK, I/O	IOCLK, I/O		
121	GND	GND	GND		
124	NC	I/O	I/O		
127	NC	I/O	I/O		
136	CLKA, I/O	CLKA, I/O	CLKA, I/O		
137	CLKB, I/O	CLKB, I/O	CLKB, I/O		
138	VCC	VCC	VCC		
139	GND	GND	GND		
140	VCC	VCC	VCC		
141	GND	GND	GND		
142	PRA, I/O	PRA, I/O	PRA, I/O		
143	NC	I/O	I/O		
145	NC	I/O	I/O		
147	NC	I/O	I/O		
149	NC	I/O	I/O		
151	NC	I/O	I/O		
153	NC	I/O	I/O		
154	VCC	VCC	VCC		
160	DCLK, I/O	DCLK, I/O	DCLK, I/O		

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


TQ176				
Pin Number	A1440, A14V40 Function	A1460, A14V60 Function		
1	GND	GND		
2	SDI, I/O	SDI, I/O		
10	MODE	MODE		
11	VCC	VCC		
20	NC	I/O		
21	GND	GND		
22	VCC	VCC		
23	GND	GND		
32	VCC	VCC		
33	VCC	VCC		
44	GND	GND		
49	NC	I/O		
51	NC	I/O		
63	NC	I/O		
64	PRB, I/O	PRB, I/O		
65	GND	GND		
66	VCC	VCC		
67	VCC	VCC		
69	HCLK, I/O	HCLK, I/O		
82	NC	I/O		
83	NC	I/O		
87	SDO	SDO		
88	IOPCL, I/O	IOPCL, I/O		

TQ176					
Pin Number	A1440, A14V40 Function	A1460, A14V60 Function			
89	GND	GND			
98	VCC	VCC			
99	VCC	VCC			
108	GND	GND			
109	VCC	VCC			
110	GND	GND			
119	NC	I/O			
121	NC	I/O			
122	VCC	VCC			
123	GND	GND			
124	VCC	VCC			
132	IOCLK, I/O	IOCLK, I/O			
133	GND	GND			
138	NC	I/O			
152	CLKA, I/O	CLKA, I/O			
153	CLKB, I/O	CLKB, I/O			
154	VCC	VCC			
155	GND	GND			
156	VCC	VCC			
157	PRA, I/O	PRA, I/O			
158	NC	I/O			
170	NC	I/O			
176	DCLK, I/O	DCLK, I/O			

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

# **CQ256**



Note: This is the top view.

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-18 Revision 3



Accelerator Series FPGAs – ACT 3 Family

	CQ256				
Pin Number	A14100 Function				
1	GND				
2	SDI, I/O				
11	MODE				
28	VCC				
29	GND				
30	VCC				
31	GND				
46	VCC				
59	GND				
90	PRB, I/O				
91	GND				
92	VCC				
93	GND				
94	VCC				
96	HCLK, I/O				
110	GND				
126	SDO				
127	IOPCL, I/O				
128	GND				

CQ256				
Pin Number	A14100 Function			
141	VCC			
158	GND			
159	VCC			
160	GND			
161	VCC			
174	VCC			
175	GND			
176	GND			
188	IOCLK, I/O			
189	GND			
219	CLKA, I/O			
220	CLKB, I/O			
221	VCC			
222	GND			
223	VCC			
224	GND			
225	PRA, I/O			
240	GND			
256	DCLK, I/O			


#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

# **BG225**



Note: This is the top view.

#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-20 Revision 3



	PG133				
A1425 Function	Location				
CLKA or I/O	D7				
CLKB or I/O	B6				
DCLK or I/O	D4				
GND	A2, C3, C7, C11, C12, F10, G3, G11, L3, L7, L11, M3, N12				
HCLK or I/O	K7				
IOCLK or I/O	C10				
IOPCL or I/O	L10				
MODE	E3				
NC	A1, A7, A13, G1, G13, N1, N7, N13				
PRA or I/O	A6				
PRB or I/O	L6				
SDI or I/O	C2				
SDO	M11				
VCC	B2, B7, B12, E11, G2, G12, J2, J12, M2, M7, M12				

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The PG133 package has been discontinued.



Accelerator Series FPGAs – ACT 3 Family

	PG257				
A14100 Function	Location				
CLKA or I/O	L4				
CLKB or I/O	L5				
DCLK or I/O	E4				
GND	B16, C4, D4, D10, D16, E11, J5, K4, K16, L15, R4, T4, T10, T16, T17, X7				
HCLK or I/O	J16				
IOCLK or I/O	T5				
IOPCL or I/O	R16				
MODE	A5				
NC	E5				
PRA or I/O	J1				
PRB or I/O	J17				
SDI or I/O	B4				
SDO	R17				
VCC	C3, C10, C13, C17, K3, K17, V3, V7, V10, V17, X14				

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

# **Datasheet Categories**

## **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### Production

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

# Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.