E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 564 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 70 |
| Number of Gates | 4000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1440a-pl84i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Accelerator Series FPGAs - ACT 3 Family

Ordering Information



Notes:

- 1. The -2 and -3 speed grades have been discontinued.
- The Ceramic Pin Grid Array packages PG100, PG133, and PG175 have been discontinued in all device densities, speed grades, and temperature grades.
 The Plastic Ball Grid Array package BG225 has been discontinued in all device densities (specifically for A1460A), all speed
- 3. The Plastic Ball Grid Array package BG225 has been discontinued in all device densities (specifically for A1460A), all speed grades, and all temperature grades.
- 4. Military Grade devices are no longer available for the A1440A device.
- For more information about discontinued devices, refer to the Product Discontinuation Notices (PDNs) listed below, available on the Microsemi SoC Products Group website: PDN March 2001

PDN March 20 PDN 0104 PDN 0203 PDN 0604 PDN 1004

Accelerator Series FPGAs – ACT 3 Family

| | | Speed | Grade ¹ | Application ¹ | | | | | |
|---|------|-----------------------|--------------------|--------------------------|-----------------------|---|---|---|--|
| Device/Package | Std. | -1 | -2 | -3 | С | I | м | В | |
| A14V40A Device | | 1 | 1 | | | 1 | • | | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | - | - | - | ✓ | - | - | - | |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | _ | _ | - | 1 | _ | - | - | |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | _ | _ | - | 1 | _ | - | - | |
| 176-Pin Thin Quad Flatpack (TQFP) | 1 | _ | - | - | 1 | - | - | - | |
| A1460A Device | | 1 | 1 | | | | | | |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | ✓ | D | D | ✓ | 1 | - | - | |
| 176-Pin Thin Quad Flatpack (TQFP) | 1 | 1 | D | D | 1 | 1 | - | - | |
| 196-Pin Ceramic Quad Flatpack (CQFP) | 1 | 1 | _ | - | 1 | _ | 1 | 1 | |
| 207-Pin Ceramic Pin Grid Array (CPGA) | 1 | 1 | D | D | 1 | - | 1 | 1 | |
| 208-Pin Plastic Quad Flatpack (PQFP) | 1 | ~ | D | D | ~ | ✓ | - | - | |
| 225-Pin Plastic Ball Grid Array (BGA) | D | D | D | D | D | - | - | - | |
| A14V60A Device | | I | 1 | | | 1 | • | | |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | - | - | - | ✓ | _ | - | - | |
| 176-Pin Thin Quad Flatpack (TQFP) | 1 | - | - | - | ✓ | _ | - | - | |
| 208-Pin Plastic Quad Flatpack (PQFP) | 1 | - | - | - | ✓ | - | - | - | |
| A14100A Device | | | | • | • | | | | |
| 208-Pin Power Quad Flatpack (RQFP) | 1 | ✓ | D | D | ✓ | ✓ | - | - | |
| 257-Pin Ceramic Pin Grid Array (CPGA) | 1 | 1 | D | D | ✓ | _ | 1 | 1 | |
| 313-Pin Plastic Ball Grid Array (BGA) | 1 | ✓ | D | D | ✓ | _ | - | - | |
| 256-Pin Ceramic Quad Flatpack (CQFP) | 1 | 1 | - | - | 1 | _ | ~ | 1 | |
| A14V100A Device | • | • | • | • | • | • | - | | |
| 208-Pin Power Quad Flatpack (RQFP) | 1 | - | - | - | ✓ | _ | - | - | |
| 313-Pin Plastic Ball Grid Array (BGA) | 1 | _ | - | - | ✓ | - | - | - | |

Notes:

1. Applications: C = CommercialI = Industrial
M = Military
Commercial only

- Availability:
- ✓ = Available
- P = Planned- = Not planned
- D = Discontinued

Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std. -3 = Approx. 35% faster than Std. (-2 and -3 speed grades have been discontinued.)



The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.



Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 2-7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.




Figure 2-7 • Horizontal Routing Tracks and Segments

Vertical Routing

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 2-8.




Figure 2-8 • Vertical Routing Tracks and Segments

Antifuse Connections

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.)

Table 2-1 shows four types of antifuses.

| Туре | Description |
|------|-------------------------------------|
| XF | Horizontal-to-vertical connection |
| HF | Horizontal-to-horizontal connection |
| VF | Vertical-to-vertical connection |
| FF | "Fast" vertical connection |

Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on page 2-6.

Module Interface

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 2-9.




Figure 2-9 • Logic Module Routing Interface



Detailed Specifications

Power Dissipation

P = [ICC standby + lactive] * VCC * IOL * VOL * N + IOH* (VCC - VOH) * M

where:

EQ 3

ICC standby is the current flowing when no inputs or outputs are changing

lactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source current.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-9 for commercial, worst case conditions.

Table 2-9 • Standby Power Calculation

| ICC | VCC | Power |
|------|--------|---------|
| 2 mA | 5.25 V | 10.5 mW |

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by EQ 4.

Power (μ W) = C_{EQ} * VCC² * F

EQ 4

Where:

 C_{EQ} is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.

Accelerator Series FPGAs – ACT 3 Family

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.

| Item | CEQ Value |
|--|-----------|
| Modules (C _{EQM}) | 6.7 |
| Input Buffers (C _{EQI}) | 7.2 |
| Output Buffers (C _{EQO}) | 10.4 |
| Routed Array Clock Buffer Loads (C _{EQCR}) | 1.6 |
| Dedicated Clock Buffer Loads (C _{EQCD}) | 0.7 |
| I/O Clock Buffer Loads (C _{EQCI)} | 0.9 |

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.

Power =VCC² * [(m * C_{EQM} * f_m)_{modules} + (n * C_{EQI} * f_n) inputs

+ ($p * (C_{EQO} + C_L) * f_p$)outputs

+ 0.5 * (q1 * C_{EQCR} * f_{q1})_{routed_Clk1} + (r1 * fq1)_{routed_Clk1}

+ 0.5 * (q2 * C_{EQCR} * fq2)_{routed_Clk2}


+ $(r_2 * f_{q2})_{routed_Clk2}$ + 0.5 * $(s_1 * C_{EQCD} * f_{s1})_{dedicated_Clk}$

+ (s₂ * C_{EQCI} * f_{s2})_{IO_CIk}]

Where: m = Number of logic modules switching at fm n = Number of input buffers switching at fn p = Number of output buffers switching at f_p q1 = Number of clock loads on the first routed array clock q2 = Number of clock loads on the second routed array clock r_1 = Fixed capacitance due to first routed array clock r₂ = Fixed capacitance due to second routed array clock s₁ = Fixed number of clock loads on the dedicated array clock s2 = Fixed number of clock loads on the dedicated I/O clock C_{FOM} = Equivalent capacitance of logic modules in pF C_{EQI} = Equivalent capacitance of input buffers in pF C_{EOO} = Equivalent capacitance of output buffers in pF C_{EOCR} = Equivalent capacitance of routed array clock in pF C_{EQCD} = Equivalent capacitance of dedicated array clock in pF C_{EOCI} = Equivalent capacitance of dedicated I/O clock in pF C₁ = Output lead capacitance in pF f_m = Average logic module switching rate in MHz fn = Average input buffer switching rate in MHz f_p = Average output buffer switching rate in MHz f_{q1} = Average first routed array clock rate in MHz $f_{\alpha 2}$ = Average second routed array clock rate in MHz f_{s1} = Average dedicated array clock rate in MHz f_{s2} = Average dedicated I/O clock rate in MHz

EQ 5








Figure 2-14 • Module Delays




Figure 2-15 • Sequential Module Timing Characteristics



Detailed Specifications

A1425A, A14V25A Timing Characteristics

Table 2-22 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C¹

| Logic Module Propagation Delays ² | | -3 S | peed ³ | –2 S | peed ³ | -1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|---------------------------------------|------|-------------------|------|-------------------|----------|------|------------|------|--------------------------|------|-------|
| Parame | eter/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | 1 |
| t _{PD} | Internal Array Module | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CO} | Sequential Clock to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CLR} | Asynchronous Clear to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| Predict | Predicted Routing Delays ⁴ | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| Logic N | Nodule Sequential Timing | | | | | | | | | | 1 | |
| t _{SUD} | Flip-Flop Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUD} | Latch Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Latch Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.9 | | 2.4 | | 3.2 | | 3.8 | | 4.8 | | ns |
| t _{WCLKA} | Flip-Flop Clock Pulse Width | 1.9 | | 2.4 | | 3.2 | | 3.8 | | 4.8 | | ns |
| t _A | Flip-Flop Clock Input Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{MAX} | Flip-Flop Clock Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |

Notes:

1. VCC = 3.0 V for 3.3 V specifications.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn}$ or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1425A, A14V25A Timing Characteristics (continued)

| I/O Module Input Propagation Delays | | -3 S | beed ¹ | -2 Sp | beed ¹ | –1 S | -1 Speed | | Std. Speed | | 3.3 V Speed ¹ | |
|-------------------------------------|--------------------------------------|------|-------------------|-------|-------------------|------|----------|------|------------|------|--------------------------|----|
| Parame | Parameter/Description | | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predict | ed Input Routing Delays ² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Mod | ule Sequential Timing (wrt IOCLK | pad) | | | | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.0 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.0 | | ns |

Notes: *

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1460A, A14V60A Timing Characteristics (continued)

| Table 2-33 • A1460A. | A14V60A Worst-Case Con | nmercial Conditions. V | CC = 4.75 V. T ₁ = 70°C |
|----------------------|------------------------|------------------------|------------------------------------|
| 10010 E 00 1114001 | | | 00 = 4000, $1 = 100$ |

| Dedicate | d (hardwired) I/O Clock Network | —3 Sp | beed ¹ | -2 Speed ¹ | | -1 Speed | | Std. Speed | | I 3.3 V Speed ¹ | | Units |
|----------------------|---|------------|-------------------|-----------------------|------------|------------|------------|------------|------------|----------------------------|------------|-------|
| Paramete | er/Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{IOCKH} | Input Low to High (pad to I/O module input) | | 2.3 | | 2.6 | | 3.0 | | 3.5 | | 4.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOCKSW} | Maximum Skew | | 0.6 | | 0.6 | | 0.6 | | 0.6 | | 0.6 | ns |
| t _{IOP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{IOMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Dedicate | d (hardwired) Array Clock | | | | • | | | • | - | | | |
| t _{HCKH} | Input Low to High (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.6 | | 0.6 | | 0.6 | | 0.6 | | 0.6 | ns |
| t _{HP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{HMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Routed A | rray Clock Networks | | | | | | | • | - | | | |
| t _{RCKH} | Input Low to High (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 1.8 | ns |
| t _{RP} | Minimum Period (FO = 64) | 8.3 | | 9.3 | | 11.1 | | 12.5 | | 16.7 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 120 | | 105 | | 90 | | 80 | | 60 | MHz |
| Clock-to- | Clock Skews | | | | | - | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 2.6 | 0.0 | 2.7 | 0.0 | 2.9 | 0.0 | 3.0 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 216) | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 5.0 5.0 | ns |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 216) | 0.0 0.0 | 1.3 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | ns |

Notes:

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.


2. Delays based on 35 pF loading.



| | PL84 | | | | | |
|------------|------------------------|------------------------|------------------------|--|--|--|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function | | | |
| 1 | VCC | VCC | VCC | | | |
| 2 | GND | GND | GND | | | |
| 3 | VCC | VCC | VCC | | | |
| 4 | PRA, I/O | PRA, I/O | PRA, I/O | | | |
| 11 | DCLK, I/O | DCLK, I/O | DCLK, I/O | | | |
| 12 | SDI, I/O | SDI, I/O | SDI, I/O | | | |
| 16 | MODE | MODE | MODE | | | |
| 27 | GND | GND | GND | | | |
| 28 | VCC | VCC | VCC | | | |
| 40 | PRB, I/O | PRB, I/O | PRB, I/O | | | |
| 41 | VCC | VCC | VCC | | | |
| 42 | GND | GND | GND | | | |
| 43 | VCC | VCC | VCC | | | |
| 45 | HCLK, I/O | HCLK, I/O | HCLK, I/O | | | |
| 52 | SDO | SDO | SDO | | | |
| 53 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O | | | |
| 59 | VCC | VCC | VCC | | | |
| 60 | VCC | VCC | VCC | | | |
| 61 | GND | GND | GND | | | |
| 68 | VCC | VCC | VCC | | | |
| 69 | GND | GND | GND | | | |
| 74 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O | | | |
| 83 | CLKA, I/O | CLKA, I/O | CLKA, I/O | | | |
| 84 | CLKB, I/O | CLKB, I/O | CLKB, I/O | | | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PQ160




Note: This is the top view of the package

Note



PQ208, RQ208




Note: This is the top view of the package

Note



CQ196



Note: This is the top view.

Note

Accelerator Series FPGAs - ACT 3 Family

| CQ196 | | CQ196 | |
|------------|----------------|------------|----------------|
| Pin Number | A1460 Function | Pin Number | A1460 Function |
| 1 | GND | 101 | GND |
| 2 | SDI, I/O | 110 | VCC |
| 11 | MODE | 111 | VCC |
| 12 | VCC | 112 | GND |
| 13 | GND | 137 | VCC |
| 37 | GND | 138 | GND |
| 38 | VCC | 139 | GND |
| 39 | VCC | 140 | VCC |
| 51 | GND | 148 | IOCLK, I/O |
| 52 | GND | 149 | GND |
| 59 | VCC | 155 | VCC |
| 64 | GND | 162 | GND |
| 77 | HCLK, I/O | 172 | CLKA, I/O |
| 79 | PRB, I/O | 173 | CLKB, I/O |
| 86 | GND | 174 | PRA, I/O |
| 94 | VCC | 183 | GND |
| 98 | GND | 189 | VCC |
| 99 | SDO | 193 | GND |
| 100 | IOPCL, I/O | 196 | DCLK, I/O |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


Accelerator Series FPGAs – ACT 3 Family

| BG225 | | | | |
|----------------|---|--|--|--|
| A1460 Function | Location | | | |
| CLKA or I/O | C8 | | | |
| CLKB or I/O | B8 | | | |
| DCLK or I/O | B2 | | | |
| GND | A1, A15, D15, F8, G7, G8, G9, H6, H7, H8, H9, H10, J7, J8, J9, K8, P2, R15 | | | |
| HCLK or I/O | P9 | | | |
| IOCLK or I/O | B14 | | | |
| IOPCL or I/O | P14 | | | |
| MODE | D1 | | | |
| NC | A11, B5, B7, D8, D12, F6, F11, H1, H12, H14, K11, L1, L13, N8, P5, R1, R8, R11, R14 | | | |
| PRA or I/O | A7 | | | |
| PRB or I/O | L7 | | | |
| SDI or I/O | D4 | | | |
| SDO | N13 | | | |
| VCC | A8, B12, D5, D14, E3, E8, E13, H2, H3, H11, H15, K4, L2, L12, M8, M15, P4, P8, R13 | | | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The BG225 package has been discontinued.



PG133



Note: This is the top view.

Note

Accelerator Series FPGAs – ACT 3 Family

| | PG133 | | | | |
|----------------|--|--|--|--|--|
| A1425 Function | Location | | | | |
| CLKA or I/O | D7 | | | | |
| CLKB or I/O | B6 | | | | |
| DCLK or I/O | D4 | | | | |
| GND | A2, C3, C7, C11, C12, F10, G3, G11, L3, L7, L11, M3, N12 | | | | |
| HCLK or I/O | К7 | | | | |
| IOCLK or I/O | C10 | | | | |
| IOPCL or I/O | L10 | | | | |
| MODE | E3 | | | | |
| NC | A1, A7, A13, G1, G13, N1, N7, N13 | | | | |
| PRA or I/O | A6 | | | | |
| PRB or I/O | L6 | | | | |
| SDI or I/O | C2 | | | | |
| SDO | M11 | | | | |
| VCC | B2, B7, B12, E11, G2, G12, J2, J12, M2, M7, M12 | | | | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The PG133 package has been discontinued.