

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 564 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 140 |
| Number of Gates | 4000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1440a-tqg176i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product Plan

| | | Speed | Grade ¹ | Application ¹ | | | | |
|---|-----------------------|-------|--------------------|--------------------------|---|---|---|---|
| Device/Package | Std. | -1 | -2 | -3 | С | I | М | В |
| A1415A Device | | 1 | | 1 | | | • | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | 1 | D | D | ✓ | 1 | 1 | - |
| 100-Pin Plastic Quad Flatpack (PQFP) | 1 | ✓ | D | D | ✓ | 1 | 1 | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | 1 | 1 | 1 | - |
| 100-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | - | - | - |
| A14V15A Device | | | | | | | • | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | - | - | — | ✓ | - | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | - | - | - | 1 | - | - | - |
| A1425A Device | 1 | I | | 1 | | | 1 | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | ✓ | D | D | ✓ | 1 | | |
| 100-Pin Plastic Quad Flatpack (PQFP) | 1 | 1 | D | D | 1 | ✓ | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | 1 | 1 | - | - |
| 132-Pin Ceramic Quad Flatpack (CQFP) | 1 | 1 | - | - | 1 | - | 1 | 1 |
| 133-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | _ | D | D |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | ✓ | D | D | ✓ | 1 | - | - |
| A14V25A Device | • | | • | | | • | | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | 1 | - | - | — | ✓ | - | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | - | - | - | 1 | - | - | - |
| 160-Pin Plastic Quad Flatpack (PQFP) | 1 | - | - | - | 1 | - | - | - |
| A1440A Device | | 1 | L | 1 | J | | 1 | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | ✓ | 1 | D | D | 1 | 1 | _ | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | 1 | 1 | D | D | ✓ | ✓ | - | - |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | 1 | D | D | 1 | 1 | - | - |
| 175-Pin Ceramic Pin Grid Array (CPGA) | D | D | D | D | D | - | - | - |
| 176-Pin Thin Quad Flatpack (TQFP) | 1 | 1 | D | D | 1 | 1 | - | _ |

Notes:

 Applications:
 C = Commercial
 I = Industrial M = Military

Availability: $\checkmark = Available$ P = Planned

- = Not plannedD = Discontinued

Speed Grade: -1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std. -3 = Approx. 35% faster than Std. (-2 and -3 speed grades have been discontinued.)



Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 2-7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.




Figure 2-7 • Horizontal Routing Tracks and Segments

Vertical Routing

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 2-8.




Figure 2-8 • Vertical Routing Tracks and Segments

Antifuse Connections

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.)

Table 2-1 shows four types of antifuses.

| Туре | Description |
|------|-------------------------------------|
| XF | Horizontal-to-vertical connection |
| HF | Horizontal-to-horizontal connection |
| VF | Vertical-to-vertical connection |
| FF | "Fast" vertical connection |

Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on page 2-6.

Module Interface

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 2-9.




Figure 2-9 • Logic Module Routing Interface

5 V Operating Conditions

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | -0.5 to +7.0 | V |
| VI | Input voltage | -0.5 to VCC + 0.5 | V |
| VO | Output voltage | -0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | -65 to +150 | °C |

Table 2-2 • Absolute Maximum Ratings¹, Free Air Temperature Range

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|----------------------------|------------|------------|-------------|-------|
| Temperature range* | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| 5 V power supply tolerance | ±5 | ±10 | ±10 | %VCC |

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

| | | | Commercial I | | In | dustrial | Ν | | |
|--------------------|--------------------------------|---------------------------------|--------------|-------------|------|-----------|------|-----------|----------|
| Symbol | Parameter | Test Condition | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| VOH ^{1,2} | High level output | IOH = -4 mA (CMOS) | - | - | 3.7 | - | 3.7 | - | V |
| | | IOH = –6 mA (CMOS) | 3.84 | | | | | | V |
| | | IOH = –10 mA (TTL) ³ | 2.40 | | | | | | V |
| VOL ^{1,2} | Low level output | IOL = +6 mA (CMOS) | | 0.33 | | 0.4 | | 0.4 | V |
| | | IOL = +12 mA (TTL) ³ | | 0.50 | | | | | |
| VIH | High level input | TTL inputs | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIL | Low level input | TTL inputs | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| IIN | Input leakage | VI = VCC or GND | -10 | +10 | -10 | +10 | -10 | +10 | μA |
| IOZ | 3-state output leakage | VO = VCC or GND | -10 | +10 | -10 | +10 | -10 | +10 | μA |
| C _{IO} | I/O capacitance ^{3,4} | | | 10 | | 10 | | 10 | pF |
| ICC(S) | Standby VCC supply cu | rrent (typical = 0.7 mA) | | 2 | | 10 | | 20 | mA |
| ICC(D) | Dynamic VCC supply c | urrent. See the Power Dis | ssipatio | on section. | • | | | • | . |

Table 2-4 • Electrical Specifications

Notes:

1. Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.

2. Tested one output at a time, VCC = minimum.

3. Not tested; for information only.

4. VOUT = 0 V, f = 1 MHz

5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.



Detailed Specifications

Power Dissipation

P = [ICC standby + lactive] * VCC * IOL * VOL * N + IOH* (VCC - VOH) * M

where:

EQ 3

ICC standby is the current flowing when no inputs or outputs are changing

lactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source current.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-9 for commercial, worst case conditions.

Table 2-9 • Standby Power Calculation

| ICC | VCC | Power |
|------|--------|---------|
| 2 mA | 5.25 V | 10.5 mW |

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by EQ 4.

Power (μ W) = C_{EQ} * VCC² * F

EQ 4

Where:

 C_{EQ} is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.



Detailed Specifications

Table 2-11 • Fixed Capacitance Values for Microsemi FPGAs

| Device Type | r1, routed_Clk1 | r2, routed_Clk2 |
|-------------|-----------------|-----------------|
| A1415A | 60 | 60 |
| A14V15A | 57 | 57 |
| A1425A | 75 | 75 |
| A14V25A | 72 | 72 |
| A1440A | 105 | 105 |
| A14V40A | 100 | 100 |
| A1440B | 105 | 105 |
| A1460A | 165 | 165 |
| A14V60A | 157 | 157 |
| A1460B | 165 | 165 |
| A14100A | 195 | 195 |
| A14V100A | 185 | 185 |
| A14100B | 195 | 195 |

Table 2-12 • Fixed Clock Loads (s1/s2)

| Device Type | s1, Clock Loads on Dedicated Array Clock | s2, Clock Loads on Dedicated I/O Clock |
|-------------|---|---|
| A1415A | 104 | 80 |
| A14V15A | 104 | 80 |
| A1425A | 160 | 100 |
| A14V25A | 160 | 100 |
| A1440A | 288 | 140 |
| A14V40A | 288 | 140 |
| A1440B | 288 | 140 |
| A1460A | 432 | 168 |
| A14V60A | 432 | 168 |
| A1460B | 432 | 168 |
| A14100A | 697 | 228 |
| A14V100A | 697 | 228 |
| A14100B | 697 | 228 |

Accelerator Series FPGAs – ACT 3 Family




Figure 2-11 • Output Buffers




Figure 2-12 • AC Test Loads




Figure 2-13 • Input Buffer Delays



Detailed Specifications

A1425A, A14V25A Timing Characteristics (continued)

Table 2-24 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module – TTL Output Timing ¹ | | | beed ² | -2 Sp | beed ² | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|---|--|------|-------------------|-------|-------------------|------|------|------|-------|-------|--------------------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | 1 |
| t _{DHS} | Data to Pad, High Slew | | 5.0 | | 5.6 | | 6.4 | | 7.5 | | 9.8 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 7.8 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 6.5 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 6.5 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 7.5 | | 7.5 | | 9.0 | | 10.0 | | 13.0 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 11.3 | | 11.3 | | 13.5 | | 15.0 | | 19.5 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| I/O Moo | dule – CMOS Output Timing ¹ | | | | | | | | | | | |
| t _{DHS} | Data to Pad, High Slew | | 6.2 | | 7.0 | | 7.9 | | 9.3 | | 12.1 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 11.7 | | 13.1 | | 14.9 | | 17.5 | | 22.8 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 5.2 | | 5.9 | | 6.6 | | 7.8 | | 10.1 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 8.9 | | 10.0 | | 11.3 | | 13.3 | | 17.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 6.7 | | 7.5 | | 8.5 | | 10.0 | | 13.0 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 6.7 | | 7.5 | | 9.0 | | 10.0 | | 13.0 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 8.9 | | 8.9 | | 10.7 | | 11.8 | | 15.3 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 13.0 | | 13.0 | | 15.6 | | 17.3 | | 22.5 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.07 | | 0.08 | | 0.09 | | 0.11 | | 0.14 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.05 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |

Notes: *

1. Delays based on 35 pF loading.

2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.



Detailed Specifications

A14100A, A14V100A Timing Characteristics (continued)

Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module – TTL Output Timing ¹ | | | beed ² | –2 Sp | beed ² | –1 S | peed | Std. | Speed | 3.3 V | Speed ¹ | Units |
|---|--|------|-------------------|-------|-------------------|------|------|------|-------|-------|--------------------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{DHS} | Data to Pad, High Slew | | 5.0 | | 5.6 | | 6.4 | | 7.5 | | 9.8 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 7.8 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 9.5 | | 9.5 | | 10.5 | | 12.0 | | 15.6 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 12.8 | | 12.8 | | 15.3 | | 17.0 | | 22.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| I/O Moo | dule – CMOS Output Timing ¹ | | | | • | | • | | | | | |
| t _{DHS} | Data to Pad, High Slew | | 6.2 | | 7.0 | | 7.9 | | 9.3 | | 12.1 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 11.7 | | 13.1 | | 14.9 | | 17.5 | | 22.8 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 5.2 | | 5.9 | | 6.6 | | 7.8 | | 10.1 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 8.9 | | 10.0 | | 11.3 | | 13.3 | | 17.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.0 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 10.4 | | 10.4 | | 12.4 | | 13.8 | | 17.9 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 14.5 | | 14.5 | | 17.4 | | 19.3 | | 25.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.07 | | 0.08 | | 0.09 | | 0.11 | | 0.14 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.05 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |

Notes: *

1. Delays based on 35 pF loading.

2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

A14100A, A14V100A Timing Characteristics (continued)

| Dedicated (hardwired) I/O Clock Network | | -3 Speed ¹ -2 Spe | | beed ¹ | ed ¹ –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units | |
|---|---|------------------------------|------------|-------------------|--------------------------|------------|------------|------------|--------------------------|------------|------------|-----|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{IOCKH} | Input Low to High (pad to I/O module input) | | 2.3 | | 2.6 | | 3.0 | | 3.5 | | 4.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 2.4 | | 3.3 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 2.4 | | 3.3 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 2.4 | | 3.3 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{IOCKSW} | Maximum Skew | | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 0.6 | ns |
| t _{IOP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{IOMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Dedicated (hardwired) Array Clock | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 2.4 | | 3.3 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 2.4 | | 3.3 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 0.6 | ns |
| t _{HP} | Minimum Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{HMAX} | Maximum Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |
| Routed A | rray Clock Networks | | | | | | | | | - | - | |
| t _{RCKH} | Input Low to High (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 6.0 | | 6.8 | | 7.7 | | 9.0 | | 11.8 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 4.1 | | 4.5 | | 5.4 | | 6.1 | | 8.2 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 1.8 | ns |
| t _{RP} | Minimum Period (FO = 64) | 8.3 | | 9.3 | | 11.1 | | 12.5 | | 16.7 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 120 | | 105 | | 90 | | 80 | | 60 | MHz |
| Clock-to-Clock Skews | | | | | | | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 2.6 | 0.0 | 2.7 | 0.0 | 2.9 | 0.0 | 3.0 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 350) | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 1.7 5.0 | 0.0 0.0 | 5.0 5.0 | ns |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 350) | 0.0 0.0 | 1.3 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | 0.0 0.0 | 1.0 3.0 | ns |

Notes: *

1. The -2 and -3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.

2. Delays based on 35 pF loading.

Accelerator Series FPGAs – ACT 3 Family

SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

DCLK Diagnostic Clock (Input)


Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

VCC 5 V Supply Voltage

HIGH supply voltage.

3 – Package Pin Assignments

PL84



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



Package Pin Assignments

| PL84 | | | | |
|------------|------------------------|------------------------|------------------------|--|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function | |
| 1 | VCC | VCC | VCC | |
| 2 | GND | GND | GND | |
| 3 | VCC | VCC | VCC | |
| 4 | PRA, I/O | PRA, I/O | PRA, I/O | |
| 11 | DCLK, I/O | DCLK, I/O | DCLK, I/O | |
| 12 | SDI, I/O | SDI, I/O | SDI, I/O | |
| 16 | MODE | MODE | MODE | |
| 27 | GND | GND | GND | |
| 28 | VCC | VCC | VCC | |
| 40 | PRB, I/O | PRB, I/O | PRB, I/O | |
| 41 | VCC | VCC | VCC | |
| 42 | GND | GND | GND | |
| 43 | VCC | VCC | VCC | |
| 45 | HCLK, I/O | HCLK, I/O | HCLK, I/O | |
| 52 | SDO | SDO | SDO | |
| 53 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O | |
| 59 | VCC | VCC | VCC | |
| 60 | VCC | VCC | VCC | |
| 61 | GND | GND | GND | |
| 68 | VCC | VCC | VCC | |
| 69 | GND | GND | GND | |
| 74 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O | |
| 83 | CLKA, I/O | CLKA, I/O | CLKA, I/O | |
| 84 | CLKB, I/O | CLKB, I/O | CLKB, I/O | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Accelerator Series FPGAs – ACT 3 Family

| VQ100 | | | | |
|------------|------------------------|------------------------|------------------------|--|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function | |
| 1 | GND | GND | GND | |
| 2 | SDI, I/O | SDI, I/O | SDI, I/O | |
| 7 | MODE | MODE | MODE | |
| 8 | VCC | VCC | VCC | |
| 9 | GND | GND | GND | |
| 20 | VCC | VCC | VCC | |
| 21 | NC | I/O | I/O | |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O | |
| 35 | VCC | VCC | VCC | |
| 36 | GND | GND | GND | |
| 37 | VCC | VCC | VCC | |
| 39 | HCLK, I/O | HCLK, I/O | HCLK, I/O | |
| 49 | SDO | SDO | SDO | |
| 50 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O | |
| 51 | GND | GND | GND | |
| 57 | VCC | VCC | VCC | |
| 58 | VCC | VCC | VCC | |
| 67 | VCC | VCC | VCC | |
| 68 | GND | GND | GND | |
| 69 | GND | GND | GND | |
| 74 | NC | I/O | I/O | |
| 75 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O | |
| 87 | CLKA, I/O | CLKA, I/O | CLKA, I/O | |
| 88 | CLKB, I/O | CLKB, I/O | CLKB, I/O | |
| 89 | VCC | VCC | VCC | |
| 90 | VCC | VCC | VCC | |
| 91 | GND | GND | GND | |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O | |
| 93 | NC | I/O | I/O | |
| 100 | DCLK, I/O | DCLK, I/O | DCLK, I/O | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Accelerator Series FPGAs - ACT 3 Family


| | CQ132 | CQ132 | | |
|------------|----------------|------------|----------------|--|
| Pin Number | A1425 Function | Pin Number | A1425 Function | |
| 1 | NC | 67 | NC | |
| 2 | GND | 74 | GND | |
| 3 | SDI, I/O | 75 | VCC | |
| 9 | MODE | 78 | VCC | |
| 10 | GND | 89 | VCC | |
| 11 | VCC | 90 | GND | |
| 22 | VCC | 91 | VCC | |
| 26 | GND | 92 | GND | |
| 27 | VCC | 98 | IOCLK, I/O | |
| 34 | NC | 99 | NC | |
| 36 | GND | 100 | NC | |
| 42 | GND | 101 | GND | |
| 43 | VCC | 106 | GND | |
| 48 | PRB, I/O | 107 | VCC | |
| 50 | HCLK, I/O | 116 | CLKA, I/O | |
| 58 | GND | 117 | CLKB, I/O | |
| 59 | VCC | 118 | PRA, I/O | |
| 63 | SDO | 122 | GND | |
| 64 | IOPCL, I/O | 123 | VCC | |
| 65 | GND | 131 | DCLK, I/O | |
| 66 | NC | 132 | NC | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

CQ196



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Accelerator Series FPGAs - ACT 3 Family

| | CQ196 | CQ196 | | |
|------------|----------------|------------|----------------|--|
| Pin Number | A1460 Function | Pin Number | A1460 Function | |
| 1 | GND | 101 | GND | |
| 2 | SDI, I/O | 110 | VCC | |
| 11 | MODE | 111 | VCC | |
| 12 | VCC | 112 | GND | |
| 13 | GND | 137 | VCC | |
| 37 | GND | 138 | GND | |
| 38 | VCC | 139 | GND | |
| 39 | VCC | 140 | VCC | |
| 51 | GND | 148 | IOCLK, I/O | |
| 52 | GND | 149 | GND | |
| 59 | VCC | 155 | VCC | |
| 64 | GND | 162 | GND | |
| 77 | HCLK, I/O | 172 | CLKA, I/O | |
| 79 | PRB, I/O | 173 | CLKB, I/O | |
| 86 | GND | 174 | PRA, I/O | |
| 94 | VCC | 183 | GND | |
| 98 | GND | 189 | VCC | |
| 99 | SDO | 193 | GND | |
| 100 | IOPCL, I/O | 196 | DCLK, I/O | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Accelerator Series FPGAs – ACT 3 Family


| | PG133 | | | | |
|----------------|--|--|--|--|--|
| A1425 Function | Location | | | | |
| CLKA or I/O | D7 | | | | |
| CLKB or I/O | B6 | | | | |
| DCLK or I/O | D4 | | | | |
| GND | A2, C3, C7, C11, C12, F10, G3, G11, L3, L7, L11, M3, N12 | | | | |
| HCLK or I/O | К7 | | | | |
| IOCLK or I/O | C10 | | | | |
| IOPCL or I/O | L10 | | | | |
| MODE | E3 | | | | |
| NC | A1, A7, A13, G1, G13, N1, N7, N13 | | | | |
| PRA or I/O | A6 | | | | |
| PRB or I/O | L6 | | | | |
| SDI or I/O | C2 | | | | |
| SDO | M11 | | | | |
| VCC | B2, B7, B12, E11, G2, G12, J2, J12, M2, M7, M12 | | | | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 4. The PG133 package has been discontinued.



Package Pin Assignments

PG257



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Accelerator Series FPGAs – ACT 3 Family

| | PG257 | | | | |
|-----------------|---|--|--|--|--|
| A14100 Function | Location | | | | |
| CLKA or I/O | L4 | | | | |
| CLKB or I/O | L5 | | | | |
| DCLK or I/O | E4 | | | | |
| GND | B16, C4, D4, D10, D16, E11, J5, K4, K16, L15, R4, T4, T10, T16, T17, X7 | | | | |
| HCLK or I/O | J16 | | | | |
| IOCLK or I/O | Т5 | | | | |
| IOPCL or I/O | R16 | | | | |
| MODE | A5 | | | | |
| NC | E5 | | | | |
| PRA or I/O | J1 | | | | |
| PRB or I/O | J17 | | | | |
| SDI or I/O | B4 | | | | |
| SDO | R17 | | | | |
| VCC | C3, C10, C13, C17, K3, K17, V3, V7, V10, V17, X14 | | | | |

- 1. All unlisted pin numbers are user I/Os.
- 2. NC denotes no connection.
- 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.