



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 848 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 131 |
| Number of Gates | 6000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 160-BQFP |
| Supplier Device Package | 160-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1460a-pq160c |

2 – Detailed Specifications

This section of the datasheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. The on-chip circuitry required to program the devices is not covered.

Topology

The ACT 3 family architecture is composed of six key elements: Logic modules, I/O modules, I/O Pad Drivers, Routing Tracks, Clock Networks, and Programming and Test Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 2-1.




Figure 2-1 • Generalized Floor Plan of ACT 3 Device

The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.




Figure 2-5 • Function Diagram for I/O Pad Driver

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

5 V Operating Conditions

Table 2-2 • Absolute Maximum Ratings¹, Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | –0.5 to +7.0 | V |
| VI | Input voltage | –0.5 to VCC + 0.5 | V |
| VO | Output voltage | –0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | –65 to +150 | °C |

Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|----------------------------|------------|------------|-------------|-------|
| Temperature range* | 0 to +70 | –40 to +85 | –55 to +125 | °C |
| 5 V power supply tolerance | ±5 | ±10 | ±10 | %VCC |

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Table 2-4 • Electrical Specifications

| Symbol | Parameter | Test Condition | Commercial | | Industrial | | Military | | Units |
|--------------------|--|---------------------------------|------------|-----------|------------|-----------|----------|-----------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ^{1,2} | High level output | IOH = –4 mA (CMOS) | – | – | 3.7 | – | 3.7 | – | V |
| | | IOH = –6 mA (CMOS) | 3.84 | | | | | | V |
| | | IOH = –10 mA (TTL) ³ | 2.40 | | | | | | V |
| VOL ^{1,2} | Low level output | IOL = +6 mA (CMOS) | | 0.33 | | 0.4 | | 0.4 | V |
| | | IOL = +12 mA (TTL) ³ | | 0.50 | | | | | |
| VIH | High level input | TTL inputs | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIL | Low level input | TTL inputs | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | V |
| IIN | Input leakage | VI = VCC or GND | –10 | +10 | –10 | +10 | –10 | +10 | µA |
| IOZ | 3-state output leakage | VO = VCC or GND | –10 | +10 | –10 | +10 | –10 | +10 | µA |
| C _{IO} | I/O capacitance ^{3,4} | | | 10 | | 10 | | 10 | pF |
| ICC(S) | Standby VCC supply current (typical = 0.7 mA) | | | 2 | | 10 | | 20 | mA |
| ICC(D) | Dynamic VCC supply current. See the Power Dissipation section. | | | | | | | | |

Notes:

- Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
- Tested one output at a time, VCC = minimum.
- Not tested; for information only.
- V_{OUT} = 0 V, f = 1 MHz
- Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.

Table 2-11 • Fixed Capacitance Values for Microsemi FPGAs

| Device Type | r1, routed_Clk1 | r2, routed_Clk2 |
|-------------|-----------------|-----------------|
| A1415A | 60 | 60 |
| A14V15A | 57 | 57 |
| A1425A | 75 | 75 |
| A14V25A | 72 | 72 |
| A1440A | 105 | 105 |
| A14V40A | 100 | 100 |
| A1440B | 105 | 105 |
| A1460A | 165 | 165 |
| A14V60A | 157 | 157 |
| A1460B | 165 | 165 |
| A14100A | 195 | 195 |
| A14V100A | 185 | 185 |
| A14100B | 195 | 195 |

Table 2-12 • Fixed Clock Loads (s1/s2)

| Device Type | s1, Clock Loads on Dedicated Array Clock | s2, Clock Loads on Dedicated I/O Clock |
|-------------|--|--|
| A1415A | 104 | 80 |
| A14V15A | 104 | 80 |
| A1425A | 160 | 100 |
| A14V25A | 160 | 100 |
| A1440A | 288 | 140 |
| A14V40A | 288 | 140 |
| A1440B | 288 | 140 |
| A1460A | 432 | 168 |
| A14V60A | 432 | 168 |
| A1460B | 432 | 168 |
| A14100A | 697 | 228 |
| A14V100A | 697 | 228 |
| A14100B | 697 | 228 |

Tightest Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths of routing track. The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3 family's antifuses, fabricated in 0.8 micron m lithography, offer nominal levels of 200Ω resistance and 6 femtofarad (fF) capacitance per antifuse. The ACT 3 fanout distribution is also tighter than alternative devices due to the low number of antifuses required per interconnect path. The ACT 3 family's proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects using only two antifuses.

The ACT 3 family's tight fanout delay distribution offers an FPGA design environment in which fanout can be traded for the increased performance of reduced logic level designs. This also simplifies performance estimates when designing with ACT 3 devices.

Table 2-14 • Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions

| Speed Grade | FO = 1 | FO = 2 | FO = 3 | FO = 4 | FO = 8 |
|-------------|--------|--------|--------|--------|--------|
| ACT 3 –3 | 2.9 | 3.2 | 3.4 | 3.7 | 4.8 |
| ACT 3 –2 | 3.3 | 3.7 | 3.9 | 4.2 | 5.5 |
| ACT 3 –1 | 3.7 | 4.2 | 4.4 | 4.8 | 6.2 |
| ACT 3 STD | 4.3 | 4.8 | 5.1 | 5.5 | 7.2 |

Notes:

1. Obtained by added $t_{RD(x=FO)}$ to t_{PD} from the Logic Module Timing Characteristics Tables found in this datasheet.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

Timing Characteristics

Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ACT 3 family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout (FO = 8) routing delays in the datasheet specifications section.

A1425A, A14V25A Timing Characteristics (continued)

Table 2-25 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| Dedicated (hardwired) I/O Clock Network | | –3 Speed ¹ | | –2 Speed ¹ | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|--|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ILOCKH} | Input Low to High (pad to I/O module input) | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{ILOCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{IOP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{IOMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Dedicated (hardwired) Array Clock | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | ns |
| t _{HP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{HMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (FO = 64) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 9.0 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 9.0 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | ns |
| t _{RP} | Minimum Period (FO = 64) | 6.8 | | 8.0 | | 8.7 | | 10.0 | | 13.4 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 150 | | 125 | | 115 | | 100 | | 75 | MHz |
| Clock-to-Clock Skews | | | | | | | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 1.7 | 0.0 | 1.8 | 0.0 | 2.0 | 0.0 | 2.2 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 80) | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 3.0 | ns |
| | | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 80) | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | ns |
| | | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | |

Notes:

- The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
- Delays based on 35 pF loading.

A1440A, A14V40A Timing Characteristics (continued)

Table 2-29 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| Dedicated (hardwired) I/O Clock Network | | –3 Speed ¹ | | –2 Speed ¹ | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|---|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ILOCKH} | Input Low to High (pad to I/O module input) | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{IOPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IPOWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{IOSAPW} | Minimum Asynchronous Pulse Width | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{ILOCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{IOP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{IOMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Dedicated (hardwired) Array Clock | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HCKL} | Input High to Low (pad to S-module input) | | 3.0 | | 3.4 | | 3.9 | | 4.5 | | 5.5 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.9 | | 2.4 | | 3.3 | | 3.8 | | 4.8 | | ns |
| t _{HCKSW} | Delta High to Low, Low Slew | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | ns |
| t _{HP} | Minimum Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{HMAX} | Maximum Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (FO = 64) | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 9.0 | ns |
| t _{RCKL} | Input High to Low (FO = 64) | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 9.0 | ns |
| t _{RPWH} | Min. Pulse Width High (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RPWL} | Min. Pulse Width Low (FO = 64) | 3.3 | | 3.8 | | 4.2 | | 4.9 | | 6.5 | | ns |
| t _{RCKSW} | Maximum Skew (FO = 128) | | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | ns |
| t _{RP} | Minimum Period (FO = 64) | 6.8 | | 8.0 | | 8.7 | | 10.0 | | 13.4 | | ns |
| f _{RMAX} | Maximum Frequency (FO = 64) | | 150 | | 125 | | 115 | | 100 | | 75 | MHz |
| Clock-to-Clock Skews | | | | | | | | | | | | |
| t _{IOHCKSW} | I/O Clock to H-Clock Skew | 0.0 | 1.7 | 0.0 | 1.8 | 0.0 | 2.0 | 0.0 | 2.2 | 0.0 | 3.0 | ns |
| t _{IORCKSW} | I/O Clock to R-Clock Skew (FO = 64) (FO = 144) | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 3.0 | ns |
| | | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | |
| t _{HRCKSW} | H-Clock to R-Clock Skew (FO = 64) (FO = 144) | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | 0.0 | 1.0 | ns |
| | | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | 0.0 | 3.0 | |

Notes:

- The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
- Delays based on 35 pF loading.

A1460A, A14V60A Timing Characteristics

Table 2-30 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C¹

| Logic Module Propagation Delays ² | | –3 Speed ³ | | –2 Speed ³ | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PD} | Internal Array Module | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CO} | Sequential Clock to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CLR} | Asynchronous Clear to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| Predicted Routing Delays⁴ | | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| Logic Module Sequential Timing | | | | | | | | | | | | |
| t _{SUD} | Flip-Flop Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUD} | Latch Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Latch Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _{WCLKA} | Flip-Flop Clock Pulse Width | 2.4 | | 3.2 | | 3.8 | | 4.8 | | 6.5 | | ns |
| t _A | Flip-Flop Clock Input Period | 5.0 | | 6.8 | | 8.0 | | 10.0 | | 13.4 | | ns |
| f _{MAX} | Flip-Flop Clock Frequency | | 200 | | 150 | | 125 | | 100 | | 75 | MHz |

Notes:

1. VCC = 3.0 V for 3.3 V specifications.
2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn} or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1460A, A14V60A Timing Characteristics (continued)

Table 2-31 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module Input Propagation Delays | | –3 Speed ¹ | | –2 Speed ¹ | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|---|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predicted Input Routing Delays² | | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Module Sequential Timing (wrt IOCLK pad) | | | | | | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.3 | | 1.5 | | 1.8 | | 2.0 | | 2.0 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.0 | | ns |

Notes:

5. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
6. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A14100A, A14V100A Timing Characteristics (continued)


Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module – TTL Output Timing ¹ | | –3 Speed ² | | –2 Speed ² | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{DHS} | Data to Pad, High Slew | | 5.0 | | 5.6 | | 6.4 | | 7.5 | | 9.8 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 4.0 | | 4.5 | | 5.1 | | 6.0 | | 7.8 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.2 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 9.5 | | 9.5 | | 10.5 | | 12.0 | | 15.6 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 12.8 | | 12.8 | | 15.3 | | 17.0 | | 22.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.09 | ns/pF |
| I/O Module – CMOS Output Timing ¹ | | | | | | | | | | | | |
| t _{DHS} | Data to Pad, High Slew | | 6.2 | | 7.0 | | 7.9 | | 9.3 | | 12.1 | ns |
| t _{DLS} | Data to Pad, Low Slew | | 11.7 | | 13.1 | | 14.9 | | 17.5 | | 22.8 | ns |
| t _{ENZHS} | Enable to Pad, Z to H/L, High Slew | | 5.2 | | 5.9 | | 6.6 | | 7.8 | | 10.1 | ns |
| t _{ENZLS} | Enable to Pad, Z to H/L, Low Slew | | 8.9 | | 10.0 | | 11.3 | | 13.3 | | 17.3 | ns |
| t _{ENHSZ} | Enable to Pad, H/L to Z, High Slew | | 8.0 | | 9.0 | | 10.0 | | 12.0 | | 15.6 | ns |
| t _{ENLSZ} | Enable to Pad, H/L to Z, Low Slew | | 7.4 | | 8.3 | | 9.4 | | 11.0 | | 14.3 | ns |
| t _{CKHS} | IOCLK Pad to Pad H/L, High Slew | | 10.4 | | 10.4 | | 12.4 | | 13.8 | | 17.9 | ns |
| t _{CKLS} | IOCLK Pad to Pad H/L, Low Slew | | 14.5 | | 14.5 | | 17.4 | | 19.3 | | 25.1 | ns |
| d _{TLHHS} | Delta Low to High, High Slew | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{TLHLS} | Delta Low to High, Low Slew | | 0.07 | | 0.08 | | 0.09 | | 0.11 | | 0.14 | ns/pF |
| d _{THLHS} | Delta High to Low, High Slew | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.05 | ns/pF |
| d _{THLLS} | Delta High to Low, Low Slew | | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |

Notes: *

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

PQ100



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PQ208, RQ208 | | |
|--------------|---------------------------|-----------------------------|
| Pin Number | A1460, A14V60 Function | A14100, A14V100 Function |
| 1 | GND | GND |
| 2 | SDI, I/O | SDI, I/O |
| 11 | MODE | MODE |
| 12 | VCC | VCC |
| 25 | VCC | VCC |
| 26 | GND | GND |
| 27 | VCC | VCC |
| 28 | GND | GND |
| 40 | VCC | VCC |
| 41 | VCC | VCC |
| 52 | GND | GND |
| 53 | NC | I/O |
| 60 | VCC | VCC |
| 65 | NC | I/O |
| 76 | PRB, I/O | PRB, I/O |
| 77 | GND | GND |
| 78 | VCC | VCC |
| 79 | GND | GND |
| 80 | VCC | VCC |
| 82 | HCLK, I/O | HCLK, I/O |
| 98 | VCC | VCC |
| 102 | NC | I/O |
| 103 | SDO | SDO |
| 104 | IOPCL, I/O | IOPCL, I/O |
| 105 | GND | GND |
| 114 | VCC | VCC |

| PQ208, RQ208 | | |
|--------------|---------------------------|-----------------------------|
| Pin Number | A1460, A14V60 Function | A14100, A14V100 Function |
| 115 | VCC | VCC |
| 116 | NC | I/O |
| 129 | GND | GND |
| 130 | VCC | VCC |
| 131 | GND | GND |
| 132 | VCC | VCC |
| 145 | VCC | VCC |
| 146 | GND | GND |
| 147 | NC | I/O |
| 148 | VCC | VCC |
| 156 | IOCLK, I/O | IOCLK, I/O |
| 157 | GND | GND |
| 158 | NC | I/O |
| 164 | VCC | VCC |
| 180 | CLKA, I/O | CLKA, I/O |
| 181 | CLKB, I/O | CLKB, I/O |
| 182 | VCC | VCC |
| 183 | GND | GND |
| 184 | VCC | VCC |
| 185 | GND | GND |
| 186 | PRA, I/O | PRA, I/O |
| 195 | NC | I/O |
| 201 | VCC | VCC |
| 205 | NC | I/O |
| 208 | DCLK, I/O | DCLK, I/O |

Notes:


1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

| TQ176 | | | TQ176 | | |
|------------|---------------------------|---------------------------|------------|---------------------------|---------------------------|
| Pin Number | A1440, A14V40 Function | A1460, A14V60 Function | Pin Number | A1440, A14V40 Function | A1460, A14V60 Function |
| 1 | GND | GND | 89 | GND | GND |
| 2 | SDI, I/O | SDI, I/O | 98 | VCC | VCC |
| 10 | MODE | MODE | 99 | VCC | VCC |
| 11 | VCC | VCC | 108 | GND | GND |
| 20 | NC | I/O | 109 | VCC | VCC |
| 21 | GND | GND | 110 | GND | GND |
| 22 | VCC | VCC | 119 | NC | I/O |
| 23 | GND | GND | 121 | NC | I/O |
| 32 | VCC | VCC | 122 | VCC | VCC |
| 33 | VCC | VCC | 123 | GND | GND |
| 44 | GND | GND | 124 | VCC | VCC |
| 49 | NC | I/O | 132 | IOCLK, I/O | IOCLK, I/O |
| 51 | NC | I/O | 133 | GND | GND |
| 63 | NC | I/O | 138 | NC | I/O |
| 64 | PRB, I/O | PRB, I/O | 152 | CLKA, I/O | CLKA, I/O |
| 65 | GND | GND | 153 | CLKB, I/O | CLKB, I/O |
| 66 | VCC | VCC | 154 | VCC | VCC |
| 67 | VCC | VCC | 155 | GND | GND |
| 69 | HCLK, I/O | HCLK, I/O | 156 | VCC | VCC |
| 82 | NC | I/O | 157 | PRA, I/O | PRA, I/O |
| 83 | NC | I/O | 158 | NC | I/O |
| 87 | SDO | SDO | 170 | NC | I/O |
| 88 | IOPCL, I/O | IOPCL, I/O | 176 | DCLK, I/O | DCLK, I/O |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

CQ256




Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

BG313



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PG100 | |
|----------------|--|
| A1415 Function | Location |
| CLKA or I/O | C7 |
| CLKB or I/O | D6 |
| DCLK or I/O | C4 |
| GND | C3, C6, C9, E9, F3, F9, J3, J6, J8, J9 |
| HCLK or I/O | H6 |
| IOCLK or I/O | C10 |
| IOPCL or I/O | K9 |
| MODE | C2 |
| PRA or I/O | A6 |
| PRB or I/O | L3 |
| SDI or I/O | B3 |
| SDO | L9 |
| VCC | B6, B10, E11, F2, F10, G2, K2, K6, K10 |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
4. The PG100 package has been discontinued.

| PG257 | |
|-----------------|---|
| A14100 Function | Location |
| CLKA or I/O | L4 |
| CLKB or I/O | L5 |
| DCLK or I/O | E4 |
| GND | B16, C4, D4, D10, D16, E11, J5, K4, K16, L15, R4, T4, T10, T16, T17, X7 |
| HCLK or I/O | J16 |
| IOCLK or I/O | T5 |
| IOPCL or I/O | R16 |
| MODE | A5 |
| NC | E5 |
| PRA or I/O | J1 |
| PRB or I/O | J17 |
| SDI or I/O | B4 |
| SDO | R17 |
| VCC | C3, C10, C13, C17, K3, K17, V3, V7, V10, V17, X14 |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

| Revision | Changes | Page |
|---------------------------|--|------------------------------|
| Revision 2 (continued) | In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued: "BG225" "PG100" "PG133" "PG175" | 3-20 3-24 3-26 3-28 |
| Revision 1 (June 2006) | RoHS compliant information was added to the "Ordering Information" section. | II |

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.