



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                  |
| Number of LABs/CLBs            | 310                                                                                                                                       |
| Number of Logic Elements/Cells | -                                                                                                                                         |
| Total RAM Bits                 | -                                                                                                                                         |
| Number of I/O                  | 70                                                                                                                                        |
| Number of Gates                | 2500                                                                                                                                      |
| Voltage - Supply               | 3V ~ 3.6V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                           |
| Package / Case                 | 84-LCC (J-Lead)                                                                                                                           |
| Supplier Device Package        | 84-PLCC (29.31x29.31)                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a14v25a-plg84c">https://www.e-xfl.com/product-detail/microsemi/a14v25a-plg84c</a> |

## Ordering Information



### Notes:

- The -2 and -3 speed grades have been discontinued.
- The Ceramic Pin Grid Array packages PG100, PG133, and PG175 have been discontinued in all device densities, speed grades, and temperature grades.
- The Plastic Ball Grid Array package BG225 has been discontinued in all device densities (specifically for A1460A), all speed grades, and all temperature grades.
- Military Grade devices are no longer available for the A1440A device.
- For more information about discontinued devices, refer to the Product Discontinuation Notices (PDNs) listed below, available on the Microsemi SoC Products Group website:  
 PDN March 2001  
 PDN 0104  
 PDN 0203  
 PDN 0604  
 PDN 1004

## ACT 3 Family Overview

|                           |     |
|---------------------------|-----|
| General Description ..... | 1-1 |
|---------------------------|-----|

## Detailed Specifications

|                                       |      |
|---------------------------------------|------|
| Topology .....                        | 2-1  |
| Logic Modules .....                   | 2-2  |
| I/Os .....                            | 2-3  |
| Clock Networks .....                  | 2-4  |
| Routing Structure .....               | 2-5  |
| 5 V Operating Conditions .....        | 2-9  |
| 3.3 V Operating Conditions .....      | 2-10 |
| Package Thermal Characteristics ..... | 2-11 |
| ACT 3 Timing Model .....              | 2-16 |
| Pin Descriptions .....                | 2-42 |

## Package Pin Assignments

|                    |      |
|--------------------|------|
| PL84 .....         | 3-1  |
| PQ100 .....        | 3-3  |
| PQ160 .....        | 3-5  |
| PQ208, RQ208 ..... | 3-8  |
| VQ100 .....        | 3-12 |
| CQ132 .....        | 3-14 |
| CQ196 .....        | 3-16 |
| CQ256 .....        | 3-18 |
| BG225 .....        | 3-20 |
| BG313 .....        | 3-22 |
| PG100 .....        | 3-24 |
| PG133 .....        | 3-26 |
| PG175 .....        | 3-28 |
| PG207 .....        | 3-30 |
| PG257 .....        | 3-32 |

## Datasheet Information


|                                                                               |     |
|-------------------------------------------------------------------------------|-----|
| List of Changes .....                                                         | 4-1 |
| Datasheet Categories .....                                                    | 4-3 |
| Safety Critical, Life Support, and High-Reliability Applications Policy ..... | 4-3 |

## 2 – Detailed Specifications

This section of the datasheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. The on-chip circuitry required to program the devices is not covered.

### Topology


The ACT 3 family architecture is composed of six key elements: Logic modules, I/O modules, I/O Pad Drivers, Routing Tracks, Clock Networks, and Programming and Test Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 2-1.




**Figure 2-1 • Generalized Floor Plan of ACT 3 Device**

## Logic Modules

ACT 3 logic modules are enhanced versions of the 1200XL family logic modules. As in the 1200XL family, there are two types of modules: C-modules and S-modules (Figure 2-2 and Figure 2-3). The C-module is functionally equivalent to the 1200XL C-module and implements high fanin combinatorial macros, such as 5-input AND, 5-input OR, and so on. It is available for use as the CM8 hard macro. The S-module is designed to implement high-speed sequential functions within a single module.



**Figure 2-2 • C-Module Diagram**



**Figure 2-3 • S-Module Diagram**

S-modules consist of a full C-module driving a flip-flop, which allows an additional level of logic to be implemented without additional propagation delay. It is available for use as the DFM8A/B and DLM8A/B hard macros. C-modules and S-modules are arranged in pairs called module-pairs. Module-pairs are arranged in alternating patterns and make up the bulk of the array. This arrangement allows the placement software to support two-module macros of four types (CC, CS, SC, and SS). The C-module implements the following function:

$$Y = !S1 * !S0 * D00 + !S1 * S0 * D01 + S1 * !S0 * D10 + S1 * S0 * D11$$

*EQ 1*

where:  $S0 = A0 * B0$  and  $S1 = A1 + B1$


The S-module contains a full implementation of the C-module plus a clearable sequential element that can either implement a latch or flip-flop function. The S-module can therefore implement any function implemented by the C-module. This allows complex combinatorial-sequential functions to be implemented with no delay penalty. The Designer Series Development System will automatically combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic module and eliminating a module delay.

The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a multiplexer select at the clock input to the S-module.

## I/Os

### I/O Modules

I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in the array and access the routing channels in a similar fashion to logic modules. The I/O module schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.




**Figure 2-4 • Functional Diagram for I/O Module**

Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock (IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be selected individually on an I/O module by I/O module basis.

The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

## I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 2-5.



**Figure 2-5 • Function Diagram for I/O Pad Driver**

## Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

## Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 200 MHz, while the general purpose routed networks function up to 150 MHz.

## Antifuse Connections

An antifuse is a “normally open” structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.)

Table 2-1 shows four types of antifuses.

**Table 2-1 • Antifuse Types**

| Type | Description                         |
|------|-------------------------------------|
| XF   | Horizontal-to-vertical connection   |
| HF   | Horizontal-to-horizontal connection |
| VF   | Vertical-to-vertical connection     |
| FF   | "Fast" vertical connection          |


Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on page 2-6.

## Module Interface

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

### Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 2-9.



**Figure 2-9 • Logic Module Routing Interface**

## A1415A, A14V15A Timing Characteristics (continued)

**Table 2-19 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| I/O Module Input Propagation Delays                 |                                | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>2</sup> |      | Units |
|-----------------------------------------------------|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                               |                                | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>INY</sub>                                    | Input Data Pad to Y            |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| t <sub>ICKY</sub>                                   | Input Reg IOCLK Pad to Y       |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCKY</sub>                                   | Output Reg IOCLK Pad to Y      |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>ICLRY</sub>                                  | Input Asynchronous Clear to Y  |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| t <sub>OCLRY</sub>                                  | Output Asynchronous Clear to Y |                       | 4.7  |                       | 5.3  |          | 6.0  |            | 7.0  |                          | 9.2  | ns    |
| <b>Predicted Input Routing Delays<sup>2</sup></b>   |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RD1</sub>                                    | FO = 1 Routing Delay           |                       | 0.9  |                       | 1.0  |          | 1.1  |            | 1.3  |                          | 1.7  | ns    |
| t <sub>RD2</sub>                                    | FO = 2 Routing Delay           |                       | 1.2  |                       | 1.4  |          | 1.6  |            | 1.8  |                          | 2.4  | ns    |
| t <sub>RD3</sub>                                    | FO = 3 Routing Delay           |                       | 1.4  |                       | 1.6  |          | 1.8  |            | 2.1  |                          | 2.8  | ns    |
| t <sub>RD4</sub>                                    | FO = 4 Routing Delay           |                       | 1.7  |                       | 1.9  |          | 2.2  |            | 2.5  |                          | 3.3  | ns    |
| t <sub>RD8</sub>                                    | FO = 8 Routing Delay           |                       | 2.8  |                       | 3.2  |          | 3.6  |            | 4.2  |                          | 5.5  | ns    |
| <b>I/O Module Sequential Timing (wrt IOCLK pad)</b> |                                |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>INH</sub>                                    | Input F-F Data Hold            | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>INSU</sub>                                   | Input F-F Data Setup           | 2.0                   |      | 2.3                   |      | 2.5      |      | 3.0        |      | 3.0                      |      | ns    |
| t <sub>IDEH</sub>                                   | Input Data Enable Hold         | 0.0                   |      | 0.0                   |      | 0.0      |      | 0.0        |      | 0.0                      |      | ns    |
| t <sub>IDESU</sub>                                  | Input Data Enable Setup        | 5.8                   |      | 6.5                   |      | 7.5      |      | 8.6        |      | 8.6                      |      | ns    |
| t <sub>OUTH</sub>                                   | Output F-F Data hold           | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>OUTSU</sub>                                  | Output F-F Data Setup          | 0.7                   |      | 0.8                   |      | 0.9      |      | 1.0        |      | 1.0                      |      | ns    |
| t <sub>ODEH</sub>                                   | Output Data Enable Hold        | 0.3                   |      | 0.4                   |      | 0.4      |      | 0.5        |      | 0.5                      |      | ns    |
| t <sub>ODESU</sub>                                  | Output Data Enable Setup       | 1.3                   |      | 1.5                   |      | 1.7      |      | 2.0        |      | 2.0                      |      | ns    |

**Notes:**

- The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:  
PDN March 2001  
PDN 0104  
PDN 0203  
PDN 0604  
PDN 1004
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1415A, A14V15A Timing Characteristics (continued)

**Table 2-21 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| Dedicated (hardwired) I/O Clock Network  |                                                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|------------------------------------------|------------------------------------------------------|----------|------|----------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                    |                                                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>IOCKH</sub>                       | Input Low to High (pad to I/O module input)          |          | 2.0  |          | 2.3  |          | 2.6  |            | 3.0  |                          | 3.5  | ns    |
| t <sub>IOPWH</sub>                       | Minimum Pulse Width High                             | 1.9      |      | 2.4      |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IPOWL</sub>                       | Minimum Pulse Width Low                              | 1.9      |      | 2.4      |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOSAPW</sub>                      | Minimum Asynchronous Pulse Width                     | 1.9      |      | 2.4      |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOCKSW</sub>                      | Maximum Skew                                         |          | 0.4  |          | 0.4  |          | 0.4  |            | 0.4  |                          | 0.4  | ns    |
| t <sub>IOP</sub>                         | Minimum Period                                       | 4.0      |      | 5.0      |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>IOMAX</sub>                       | Maximum Frequency                                    |          | 250  |          | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Dedicated (hardwired) Array Clock</b> |                                                      |          |      |          |      |          |      |            |      |                          |      |       |
| t <sub>HCKH</sub>                        | Input Low to High (pad to S-module input)            |          | 3.0  |          | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HCKL</sub>                        | Input High to Low (pad to S-module input)            |          | 3.0  |          | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HPWH</sub>                        | Minimum Pulse Width High                             | 1.9      |      | 2.4      |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HPWL</sub>                        | Minimum Pulse Width Low                              | 1.9      |      | 2.4      |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HCKSW</sub>                       | Delta High to Low, Low Slew                          |          | 0.3  |          | 0.3  |          | 0.3  |            | 0.3  |                          | 0.3  | ns    |
| t <sub>HP</sub>                          | Minimum Period                                       | 4.0      |      | 5.0      |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>HMAX</sub>                        | Maximum Frequency                                    |          | 250  |          | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Routed Array Clock Networks</b>       |                                                      |          |      |          |      |          |      |            |      |                          |      |       |
| t <sub>RCKH</sub>                        | Input Low to High (FO = 64)                          |          | 3.7  |          | 4.1  |          | 4.7  |            | 5.5  |                          | 9.0  | ns    |
| t <sub>RCKL</sub>                        | Input High to Low (FO = 64)                          |          | 4.0  |          | 4.5  |          | 5.1  |            | 6.0  |                          | 9.0  | ns    |
| t <sub>RPWH</sub>                        | Min. Pulse Width High (FO = 64)                      | 3.3      |      | 3.8      |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RPWL</sub>                        | Min. Pulse Width Low (FO = 64)                       | 3.3      |      | 3.8      |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RCKSW</sub>                       | Maximum Skew (FO = 128)                              |          | 0.7  |          | 0.8  |          | 0.9  |            | 1.0  |                          | 1.0  | ns    |
| t <sub>RP</sub>                          | Minimum Period (FO = 64)                             | 6.8      |      | 8.0      |      | 8.7      |      | 10.0       |      | 13.4                     |      | ns    |
| f <sub>RMAX</sub>                        | Maximum Frequency (FO = 64)                          |          | 150  |          | 125  |          | 115  |            | 100  |                          | 75   | MHz   |
| <b>Clock-to-Clock Skews</b>              |                                                      |          |      |          |      |          |      |            |      |                          |      |       |
| t <sub>IOHCKSW</sub>                     | I/O Clock to H-Clock Skew                            | 0.0      | 1.7  | 0.0      | 1.8  | 0.0      | 2.0  | 0.0        | 2.2  | 0.0                      | 3.0  | ns    |
| t <sub>IORCKSW</sub>                     | I/O Clock to R-Clock Skew (FO = 64)                  | 0.0      | 1.0  | 0.0      | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 3.0  | ns    |
| t <sub>HRCKSW</sub>                      | H-Clock to R-Clock Skew (FO = 64) (FO = 50% maximum) | 0.0      | 1.0  | 0.0      | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 3.0  | ns    |

Notes:

- Delays based on 35 pF loading.
- The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

## A1425A, A14V25A Timing Characteristics (continued)

**Table 2-25 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| Dedicated (hardwired) I/O Clock Network  |                                                  | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|------------------------------------------|--------------------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                    |                                                  | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>IOCKH</sub>                       | Input Low to High (pad to I/O module input)      |                       | 2.0  |                       | 2.3  |          | 2.6  |            | 3.0  |                          | 3.5  | ns    |
| t <sub>IOPWH</sub>                       | Minimum Pulse Width High                         | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IPOWL</sub>                       | Minimum Pulse Width Low                          | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOSAPW</sub>                      | Minimum Asynchronous Pulse Width                 | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>IOCKSW</sub>                      | Maximum Skew                                     |                       | 0.4  |                       | 0.4  |          | 0.4  |            | 0.4  |                          | 0.4  | ns    |
| t <sub>IOP</sub>                         | Minimum Period                                   | 4.0                   |      | 5.0                   |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>IOMAX</sub>                       | Maximum Frequency                                |                       | 250  |                       | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Dedicated (hardwired) Array Clock</b> |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>HCKH</sub>                        | Input Low to High (pad to S-module input)        |                       | 3.0  |                       | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HCKL</sub>                        | Input High to Low (pad to S-module input)        |                       | 3.0  |                       | 3.4  |          | 3.9  |            | 4.5  |                          | 5.5  | ns    |
| t <sub>HPWH</sub>                        | Minimum Pulse Width High                         | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HPWL</sub>                        | Minimum Pulse Width Low                          | 1.9                   |      | 2.4                   |      | 3.3      |      | 3.8        |      | 4.8                      |      | ns    |
| t <sub>HCKSW</sub>                       | Delta High to Low, Low Slew                      |                       | 0.3  |                       | 0.3  |          | 0.3  |            | 0.3  |                          | 0.3  | ns    |
| t <sub>HP</sub>                          | Minimum Period                                   | 4.0                   |      | 5.0                   |      | 6.8      |      | 8.0        |      | 10.0                     |      | ns    |
| f <sub>HMAX</sub>                        | Maximum Frequency                                |                       | 250  |                       | 200  |          | 150  |            | 125  |                          | 100  | MHz   |
| <b>Routed Array Clock Networks</b>       |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RCKH</sub>                        | Input Low to High (FO = 64)                      |                       | 3.7  |                       | 4.1  |          | 4.7  |            | 5.5  |                          | 9.0  | ns    |
| t <sub>RCKL</sub>                        | Input High to Low (FO = 64)                      |                       | 4.0  |                       | 4.5  |          | 5.1  |            | 6.0  |                          | 9.0  | ns    |
| t <sub>RPWH</sub>                        | Min. Pulse Width High (FO = 64)                  | 3.3                   |      | 3.8                   |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RPWL</sub>                        | Min. Pulse Width Low (FO = 64)                   | 3.3                   |      | 3.8                   |      | 4.2      |      | 4.9        |      | 6.5                      |      | ns    |
| t <sub>RCKSW</sub>                       | Maximum Skew (FO = 128)                          |                       | 0.7  |                       | 0.8  |          | 0.9  |            | 1.0  |                          | 1.0  | ns    |
| t <sub>RP</sub>                          | Minimum Period (FO = 64)                         | 6.8                   |      | 8.0                   |      | 8.7      |      | 10.0       |      | 13.4                     |      | ns    |
| f <sub>RMAX</sub>                        | Maximum Frequency (FO = 64)                      |                       | 150  |                       | 125  |          | 115  |            | 100  |                          | 75   | MHz   |
| <b>Clock-to-Clock Skews</b>              |                                                  |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>IOHCKSW</sub>                     | I/O Clock to H-Clock Skew                        | 0.0                   | 1.7  | 0.0                   | 1.8  | 0.0      | 2.0  | 0.0        | 2.2  | 0.0                      | 3.0  | ns    |
| t <sub>IORCKSW</sub>                     | I/O Clock to R-Clock Skew (FO = 64)<br>(FO = 80) | 0.0                   | 1.0  | 0.0                   | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 3.0  | ns    |
|                                          |                                                  | 0.0                   | 3.0  | 0.0                   | 3.0  | 0.0      | 3.0  | 0.0        | 3.0  | 0.0                      | 3.0  |       |
| t <sub>HRCKSW</sub>                      | H-Clock to R-Clock Skew (FO = 64)<br>(FO = 80)   | 0.0                   | 1.0  | 0.0                   | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 1.0  | ns    |
|                                          |                                                  | 0.0                   | 3.0  | 0.0                   | 3.0  | 0.0      | 3.0  | 0.0        | 3.0  | 0.0                      | 3.0  |       |

**Notes:**

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

## A1460A, A14V60A Timing Characteristics (continued)

Table 2-32 • A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

| I/O Module – TTL Output Timing <sup>1</sup>  |                                    | –3 Speed <sup>2</sup> |      | –2 Speed <sup>2</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|----------------------------------------------|------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                        |                                    | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 5.0  |                       | 5.6  |          | 6.4  |            | 7.5  |                          | 9.8  | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 8.0  |                       | 9.0  |          | 10.2 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 4.0  |                       | 4.5  |          | 5.1  |            | 6.0  |                          | 7.8  | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 7.8  |                       | 8.7  |          | 9.9  |            | 11.6 |                          | 15.1 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 9.0  |                       | 9.0  |          | 10.0 |            | 11.5 |                          | 15.0 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 12.8 |                       | 12.8 |          | 15.3 |            | 17.0 |                          | 22.1 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.02 |                       | 0.02 |          | 0.03 |            | 0.03 |                          | 0.04 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| I/O Module – CMOS Output Timing <sup>1</sup> |                                    |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 6.2  |                       | 7.0  |          | 7.9  |            | 9.3  |                          | 12.1 | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 11.7 |                       | 13.1 |          | 14.9 |            | 17.5 |                          | 22.8 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 5.2  |                       | 5.9  |          | 6.6  |            | 7.8  |                          | 10.1 | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 8.9  |                       | 10.0 |          | 11.3 |            | 13.3 |                          | 17.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 10.4 |                       | 10.4 |          | 12.1 |            | 13.8 |                          | 17.9 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 14.5 |                       | 14.5 |          | 17.4 |            | 19.3 |                          | 25.1 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.05 |            | 0.06 |                          | 0.08 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.07 |                       | 0.08 |          | 0.09 |            | 0.11 |                          | 0.14 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.03 |                       | 0.03 |          | 0.03 |            | 0.04 |                          | 0.05 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |

Notes:

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

## A14100A, A14V100A Timing Characteristics (continued)

Table 2-36 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

| I/O Module – TTL Output Timing <sup>1</sup>  |                                    | –3 Speed <sup>2</sup> |      | –2 Speed <sup>2</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|----------------------------------------------|------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                        |                                    | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 5.0  |                       | 5.6  |          | 6.4  |            | 7.5  |                          | 9.8  | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 8.0  |                       | 9.0  |          | 10.2 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 4.0  |                       | 4.5  |          | 5.1  |            | 6.0  |                          | 7.8  | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 8.0  |                       | 9.0  |          | 10.2 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 9.5  |                       | 9.5  |          | 10.5 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 12.8 |                       | 12.8 |          | 15.3 |            | 17.0 |                          | 22.1 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.02 |                       | 0.02 |          | 0.03 |            | 0.03 |                          | 0.04 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.05 |                       | 0.05 |          | 0.06 |            | 0.07 |                          | 0.09 | ns/pF |
| I/O Module – CMOS Output Timing <sup>1</sup> |                                    |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>DHS</sub>                             | Data to Pad, High Slew             |                       | 6.2  |                       | 7.0  |          | 7.9  |            | 9.3  |                          | 12.1 | ns    |
| t <sub>DLS</sub>                             | Data to Pad, Low Slew              |                       | 11.7 |                       | 13.1 |          | 14.9 |            | 17.5 |                          | 22.8 | ns    |
| t <sub>ENZHS</sub>                           | Enable to Pad, Z to H/L, High Slew |                       | 5.2  |                       | 5.9  |          | 6.6  |            | 7.8  |                          | 10.1 | ns    |
| t <sub>ENZLS</sub>                           | Enable to Pad, Z to H/L, Low Slew  |                       | 8.9  |                       | 10.0 |          | 11.3 |            | 13.3 |                          | 17.3 | ns    |
| t <sub>ENHSZ</sub>                           | Enable to Pad, H/L to Z, High Slew |                       | 8.0  |                       | 9.0  |          | 10.0 |            | 12.0 |                          | 15.6 | ns    |
| t <sub>ENLSZ</sub>                           | Enable to Pad, H/L to Z, Low Slew  |                       | 7.4  |                       | 8.3  |          | 9.4  |            | 11.0 |                          | 14.3 | ns    |
| t <sub>CKHS</sub>                            | IOCLK Pad to Pad H/L, High Slew    |                       | 10.4 |                       | 10.4 |          | 12.4 |            | 13.8 |                          | 17.9 | ns    |
| t <sub>CKLS</sub>                            | IOCLK Pad to Pad H/L, Low Slew     |                       | 14.5 |                       | 14.5 |          | 17.4 |            | 19.3 |                          | 25.1 | ns    |
| d <sub>TLHHS</sub>                           | Delta Low to High, High Slew       |                       | 0.04 |                       | 0.04 |          | 0.05 |            | 0.06 |                          | 0.08 | ns/pF |
| d <sub>TLHLS</sub>                           | Delta Low to High, Low Slew        |                       | 0.07 |                       | 0.08 |          | 0.09 |            | 0.11 |                          | 0.14 | ns/pF |
| d <sub>THLHS</sub>                           | Delta High to Low, High Slew       |                       | 0.03 |                       | 0.03 |          | 0.03 |            | 0.04 |                          | 0.05 | ns/pF |
| d <sub>THLLS</sub>                           | Delta High to Low, Low Slew        |                       | 0.04 |                       | 0.04 |          | 0.04 |            | 0.05 |                          | 0.07 | ns/pF |

Notes: \*

1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.

### A14100A, A14V100A Timing Characteristics (continued)


**Table 2-37 • A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

| Dedicated (hardwired) I/O Clock Network  |                                                   | –3 Speed <sup>1</sup> |      | –2 Speed <sup>1</sup> |      | –1 Speed |      | Std. Speed |      | 3.3 V Speed <sup>1</sup> |      | Units |
|------------------------------------------|---------------------------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| Parameter/Description                    |                                                   | Min.                  | Max. | Min.                  | Max. | Min.     | Max. | Min.       | Max. | Min.                     | Max. |       |
| t <sub>IOCKH</sub>                       | Input Low to High (pad to I/O module input)       |                       | 2.3  |                       | 2.6  |          | 3.0  |            | 3.5  |                          | 4.5  | ns    |
| t <sub>IOPWH</sub>                       | Minimum Pulse Width High                          | 2.4                   |      | 3.3                   |      | 3.8      |      | 4.8        |      | 6.5                      |      | ns    |
| t <sub>IPOWL</sub>                       | Minimum Pulse Width Low                           | 2.4                   |      | 3.3                   |      | 3.8      |      | 4.8        |      | 6.5                      |      | ns    |
| t <sub>IOSAPW</sub>                      | Minimum Asynchronous Pulse Width                  | 2.4                   |      | 3.3                   |      | 3.8      |      | 4.8        |      | 6.5                      |      | ns    |
| t <sub>IOCKSW</sub>                      | Maximum Skew                                      |                       | 0.6  |                       | 0.6  |          | 0.7  |            | 0.8  |                          | 0.6  | ns    |
| t <sub>IOP</sub>                         | Minimum Period                                    | 5.0                   |      | 6.8                   |      | 8.0      |      | 10.0       |      | 13.4                     |      | ns    |
| f <sub>IOMAX</sub>                       | Maximum Frequency                                 |                       | 200  |                       | 150  |          | 125  |            | 100  |                          | 75   | MHz   |
| <b>Dedicated (hardwired) Array Clock</b> |                                                   |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>HCKH</sub>                        | Input Low to High (pad to S-module input)         |                       | 3.7  |                       | 4.1  |          | 4.7  |            | 5.5  |                          | 7.0  | ns    |
| t <sub>HCKL</sub>                        | Input High to Low (pad to S-module input)         |                       | 3.7  |                       | 4.1  |          | 4.7  |            | 5.5  |                          | 7.0  | ns    |
| t <sub>HPWH</sub>                        | Minimum Pulse Width High                          | 2.4                   |      | 3.3                   |      | 3.8      |      | 4.8        |      | 6.5                      |      | ns    |
| t <sub>HPWL</sub>                        | Minimum Pulse Width Low                           | 2.4                   |      | 3.3                   |      | 3.8      |      | 4.8        |      | 6.5                      |      | ns    |
| t <sub>HCKSW</sub>                       | Delta High to Low, Low Slew                       |                       | 0.6  |                       | 0.6  |          | 0.7  |            | 0.8  |                          | 0.6  | ns    |
| t <sub>HP</sub>                          | Minimum Period                                    | 5.0                   |      | 6.8                   |      | 8.0      |      | 10.0       |      | 13.4                     |      | ns    |
| f <sub>HMAX</sub>                        | Maximum Frequency                                 |                       | 200  |                       | 150  |          | 125  |            | 100  |                          | 75   | MHz   |
| <b>Routed Array Clock Networks</b>       |                                                   |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>RCKH</sub>                        | Input Low to High (FO = 64)                       |                       | 6.0  |                       | 6.8  |          | 7.7  |            | 9.0  |                          | 11.8 | ns    |
| t <sub>RCKL</sub>                        | Input High to Low (FO = 64)                       |                       | 6.0  |                       | 6.8  |          | 7.7  |            | 9.0  |                          | 11.8 | ns    |
| t <sub>RPWH</sub>                        | Min. Pulse Width High (FO = 64)                   | 4.1                   |      | 4.5                   |      | 5.4      |      | 6.1        |      | 8.2                      |      | ns    |
| t <sub>RPWL</sub>                        | Min. Pulse Width Low (FO = 64)                    | 4.1                   |      | 4.5                   |      | 5.4      |      | 6.1        |      | 8.2                      |      | ns    |
| t <sub>RCKSW</sub>                       | Maximum Skew (FO = 128)                           |                       | 1.2  |                       | 1.4  |          | 1.6  |            | 1.8  |                          | 1.8  | ns    |
| t <sub>RP</sub>                          | Minimum Period (FO = 64)                          | 8.3                   |      | 9.3                   |      | 11.1     |      | 12.5       |      | 16.7                     |      | ns    |
| f <sub>RMAX</sub>                        | Maximum Frequency (FO = 64)                       |                       | 120  |                       | 105  |          | 90   |            | 80   |                          | 60   | MHz   |
| <b>Clock-to-Clock Skews</b>              |                                                   |                       |      |                       |      |          |      |            |      |                          |      |       |
| t <sub>IOHCKSW</sub>                     | I/O Clock to H-Clock Skew                         | 0.0                   | 2.6  | 0.0                   | 2.7  | 0.0      | 2.9  | 0.0        | 3.0  | 0.0                      | 3.0  | ns    |
| t <sub>IORCKSW</sub>                     | I/O Clock to R-Clock Skew (FO = 64)<br>(FO = 350) | 0.0                   | 1.7  | 0.0                   | 1.7  | 0.0      | 1.7  | 0.0        | 1.7  | 0.0                      | 5.0  | ns    |
|                                          |                                                   | 0.0                   | 5.0  | 0.0                   | 5.0  | 0.0      | 5.0  | 0.0        | 5.0  | 0.0                      | 5.0  |       |
| t <sub>HRCKSW</sub>                      | H-Clock to R-Clock Skew (FO = 64)<br>(FO = 350)   | 0.0                   | 1.3  | 0.0                   | 1.0  | 0.0      | 1.0  | 0.0        | 1.0  | 0.0                      | 1.0  | ns    |
|                                          |                                                   | 0.0                   | 3.0  | 0.0                   | 3.0  | 0.0      | 3.0  | 0.0        | 3.0  | 0.0                      | 3.0  |       |

Notes: \*

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Delays based on 35 pF loading.

## PQ208, RQ208



*Note:* This is the top view of the package

### Note


For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| VQ100      |                        |                        |                        |
|------------|------------------------|------------------------|------------------------|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function |
| 1          | GND                    | GND                    | GND                    |
| 2          | SDI, I/O               | SDI, I/O               | SDI, I/O               |
| 7          | MODE                   | MODE                   | MODE                   |
| 8          | VCC                    | VCC                    | VCC                    |
| 9          | GND                    | GND                    | GND                    |
| 20         | VCC                    | VCC                    | VCC                    |
| 21         | NC                     | I/O                    | I/O                    |
| 34         | PRB, I/O               | PRB, I/O               | PRB, I/O               |
| 35         | VCC                    | VCC                    | VCC                    |
| 36         | GND                    | GND                    | GND                    |
| 37         | VCC                    | VCC                    | VCC                    |
| 39         | HCLK, I/O              | HCLK, I/O              | HCLK, I/O              |
| 49         | SDO                    | SDO                    | SDO                    |
| 50         | IOPCL, I/O             | IOPCL, I/O             | IOPCL, I/O             |
| 51         | GND                    | GND                    | GND                    |
| 57         | VCC                    | VCC                    | VCC                    |
| 58         | VCC                    | VCC                    | VCC                    |
| 67         | VCC                    | VCC                    | VCC                    |
| 68         | GND                    | GND                    | GND                    |
| 69         | GND                    | GND                    | GND                    |
| 74         | NC                     | I/O                    | I/O                    |
| 75         | IOCLK, I/O             | IOCLK, I/O             | IOCLK, I/O             |
| 87         | CLKA, I/O              | CLKA, I/O              | CLKA, I/O              |
| 88         | CLKB, I/O              | CLKB, I/O              | CLKB, I/O              |
| 89         | VCC                    | VCC                    | VCC                    |
| 90         | VCC                    | VCC                    | VCC                    |
| 91         | GND                    | GND                    | GND                    |
| 92         | PRA, I/O               | PRA, I/O               | PRA, I/O               |
| 93         | NC                     | I/O                    | I/O                    |
| 100        | DCLK, I/O              | DCLK, I/O              | DCLK, I/O              |

#### Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## BG313




*Note: This is the top view.*

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

## PG100



● Orientation Pin

*Note: This is the top view.*

### Note


For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PG133          |                                                          |
|----------------|----------------------------------------------------------|
| A1425 Function | Location                                                 |
| CLKA or I/O    | D7                                                       |
| CLKB or I/O    | B6                                                       |
| DCLK or I/O    | D4                                                       |
| GND            | A2, C3, C7, C11, C12, F10, G3, G11, L3, L7, L11, M3, N12 |
| HCLK or I/O    | K7                                                       |
| IOCLK or I/O   | C10                                                      |
| IOPCL or I/O   | L10                                                      |
| MODE           | E3                                                       |
| NC             | A1, A7, A13, G1, G13, N1, N7, N13                        |
| PRA or I/O     | A6                                                       |
| PRB or I/O     | L6                                                       |
| SDI or I/O     | C2                                                       |
| SDO            | M11                                                      |
| VCC            | B2, B7, B12, E11, G2, G12, J2, J12, M2, M7, M12          |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
4. The PG133 package has been discontinued.

## PG175




*Note: This is the top view.*

### **Note**

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

## PG207



*Note: This is the top view.*

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>