

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 564 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 140 |
| Number of Gates | 4000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a14v40a-tqg176c |

| Device/Package | Speed Grade ¹ | | | | Application ¹ | | | |
|---|--------------------------|----|----|----|--------------------------|---|---|---|
| | Std. | -1 | -2 | -3 | C | I | M | B |
| A14V40A Device | | | | | | | | |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | ✓ | - | - | - | ✓ | - | - | - |
| 100-Pin Very Thin Quad Flatpack (VQFP) | ✓ | - | - | - | ✓ | - | - | - |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | - | - | - | ✓ | - | - | - |
| 176-Pin Thin Quad Flatpack (TQFP) | ✓ | - | - | - | ✓ | - | - | - |
| A1460A Device | | | | | | | | |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | ✓ | D | D | ✓ | ✓ | - | - |
| 176-Pin Thin Quad Flatpack (TQFP) | ✓ | ✓ | D | D | ✓ | ✓ | - | - |
| 196-Pin Ceramic Quad Flatpack (CQFP) | ✓ | ✓ | - | - | ✓ | - | ✓ | ✓ |
| 207-Pin Ceramic Pin Grid Array (CPGA) | ✓ | ✓ | D | D | ✓ | - | ✓ | ✓ |
| 208-Pin Plastic Quad Flatpack (PQFP) | ✓ | ✓ | D | D | ✓ | ✓ | - | - |
| 225-Pin Plastic Ball Grid Array (BGA) | D | D | D | D | D | - | - | - |
| A14V60A Device | | | | | | | | |
| 160-Pin Plastic Quad Flatpack (PQFP) | ✓ | - | - | - | ✓ | - | - | - |
| 176-Pin Thin Quad Flatpack (TQFP) | ✓ | - | - | - | ✓ | - | - | - |
| 208-Pin Plastic Quad Flatpack (PQFP) | ✓ | - | - | - | ✓ | - | - | - |
| A14100A Device | | | | | | | | |
| 208-Pin Power Quad Flatpack (RQFP) | ✓ | ✓ | D | D | ✓ | ✓ | - | - |
| 257-Pin Ceramic Pin Grid Array (CPGA) | ✓ | ✓ | D | D | ✓ | - | ✓ | ✓ |
| 313-Pin Plastic Ball Grid Array (BGA) | ✓ | ✓ | D | D | ✓ | - | - | - |
| 256-Pin Ceramic Quad Flatpack (CQFP) | ✓ | ✓ | - | - | ✓ | - | ✓ | ✓ |
| A14V100A Device | | | | | | | | |
| 208-Pin Power Quad Flatpack (RQFP) | ✓ | - | - | - | ✓ | - | - | - |
| 313-Pin Plastic Ball Grid Array (BGA) | ✓ | - | - | - | ✓ | - | - | - |

Notes:

- Applications:
C = Commercial
I = Industrial
M = Military
- Commercial only

- Availability:
✓ = Available
P = Planned
- = Not planned
D = Discontinued

- Speed Grade:
-1 = Approx. 15% faster than Std.
-2 = Approx. 25% faster than Std.
-3 = Approx. 35% faster than Std.
(-2 and -3 speed grades have been discontinued.)

Logic Modules

ACT 3 logic modules are enhanced versions of the 1200XL family logic modules. As in the 1200XL family, there are two types of modules: C-modules and S-modules (Figure 2-2 and Figure 2-3). The C-module is functionally equivalent to the 1200XL C-module and implements high fanin combinatorial macros, such as 5-input AND, 5-input OR, and so on. It is available for use as the CM8 hard macro. The S-module is designed to implement high-speed sequential functions within a single module.




Figure 2-2 • C-Module Diagram




Figure 2-3 • S-Module Diagram

S-modules consist of a full C-module driving a flip-flop, which allows an additional level of logic to be implemented without additional propagation delay. It is available for use as the DFM8A/B and DLM8A/B hard macros. C-modules and S-modules are arranged in pairs called module-pairs. Module-pairs are arranged in alternating patterns and make up the bulk of the array. This arrangement allows the placement software to support two-module macros of four types (CC, CS, SC, and SS). The C-module implements the following function:

$$Y = !S1 * !S0 * D00 + !S1 * S0 * D01 + S1 * !S0 * D10 + S1 * S0 * D11$$

EQ 1

where: $S0 = A0 * B0$ and $S1 = A1 + B1$

The S-module contains a full implementation of the C-module plus a clearable sequential element that can either implement a latch or flip-flop function. The S-module can therefore implement any function implemented by the C-module. This allows complex combinatorial-sequential functions to be implemented with no delay penalty. The Designer Series Development System will automatically combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic module and eliminating a module delay.

The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a multiplexer select at the clock input to the S-module.

I/Os

I/O Modules

I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in the array and access the routing channels in a similar fashion to logic modules. The I/O module schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.




Figure 2-4 • Functional Diagram for I/O Module

Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock (IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be selected individually on an I/O module by I/O module basis.

5 V Operating Conditions

Table 2-2 • Absolute Maximum Ratings¹, Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | –0.5 to +7.0 | V |
| VI | Input voltage | –0.5 to VCC + 0.5 | V |
| VO | Output voltage | –0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | –65 to +150 | °C |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-3 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|----------------------------|------------|------------|-------------|-------|
| Temperature range* | 0 to +70 | –40 to +85 | –55 to +125 | °C |
| 5 V power supply tolerance | ±5 | ±10 | ±10 | %VCC |

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Table 2-4 • Electrical Specifications

| Symbol | Parameter | Test Condition | Commercial | | Industrial | | Military | | Units |
|--------------------|--|---------------------------------|------------|-----------|------------|-----------|----------|-----------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ^{1,2} | High level output | IOH = –4 mA (CMOS) | – | – | 3.7 | – | 3.7 | – | V |
| | | IOH = –6 mA (CMOS) | 3.84 | | | | | | V |
| | | IOH = –10 mA (TTL) ³ | 2.40 | | | | | | V |
| VOL ^{1,2} | Low level output | IOL = +6 mA (CMOS) | | 0.33 | | 0.4 | | 0.4 | V |
| | | IOL = +12 mA (TTL) ³ | | 0.50 | | | | | |
| VIH | High level input | TTL inputs | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIL | Low level input | TTL inputs | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | V |
| IIN | Input leakage | VI = VCC or GND | –10 | +10 | –10 | +10 | –10 | +10 | µA |
| IOZ | 3-state output leakage | VO = VCC or GND | –10 | +10 | –10 | +10 | –10 | +10 | µA |
| C _{IO} | I/O capacitance ^{3,4} | | | 10 | | 10 | | 10 | pF |
| ICC(S) | Standby VCC supply current (typical = 0.7 mA) | | | 2 | | 10 | | 20 | mA |
| ICC(D) | Dynamic VCC supply current. See the Power Dissipation section. | | | | | | | | |

Notes:

1. Microsemi devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
2. Tested one output at a time, VCC = minimum.
3. Not tested; for information only.
4. VOUT = 0 V, f = 1 MHz
5. Typical standby current = 0.7 mA. All outputs unloaded. All inputs = VCC or GND.

3.3 V Operating Conditions

Table 2-5 • Absolute Maximum Ratings¹, Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
|------------------|--------------------------------------|-------------------|-------|
| VCC | DC supply voltage | −0.5 to +7.0 | V |
| VI | Input voltage | −0.5 to VCC + 0.5 | V |
| VO | Output voltage | −0.5 to VCC + 0.5 | V |
| IIO | I/O source sink current ² | ±20 | mA |
| T _{STG} | Storage temperature | −65 to +150 | °C |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND −0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Table 2-6 • Recommended Operating Conditions

| Parameter | Commercial | Units |
|------------------------|------------|-------|
| Temperature range* | 0 to +70 | °C |
| Power supply tolerance | 3.0 to 3.6 | V |


Note: *Ambient temperature (T_A) is used for commercial.

Table 2-7 • Electrical Specifications

| Parameter | | Commercial | | Units |
|--|---------------------------|------------|-----------|-------|
| | | Min. | Max. | |
| VOH ¹ | I _{OH} = −4 mA | 2.15 | – | V |
| | I _{OH} = −3.2 mA | 2.4 | | V |
| VOL ¹ | I _{OL} = 6 mA | | 0.4 | V |
| VIL | | −0.3 | 0.8 | V |
| VIH | | 2.0 | VCC + 0.3 | V |
| Input transition time t _R , t _F ² | VI = VCC or GND | −10 | +10 | μA |
| C _{IO} I/O Capacitance ^{2,3} | | | 10 | pF |
| Standby current, ICC ⁴ (typical = 0.3 mA) | | | 0.75 | mA |
| Leakage current ⁵ | | −10 | 10 | μA |

1. Only one output tested at a time. VCC = minimum.
2. Not tested; for information only.
3. Includes worst-case 84-pin PLCC package capacitance. V_{OUT} = 0 V, f = 1 MHz.
4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.
5. VO, VIN = VCC or GND

ACT 3 Timing Model



Note: Values shown for A1425A -1 speed grade device.

Figure 2-10 • Timing Model

A1415A, A14V15A Timing Characteristics

Table 2-18 • A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C¹

| Logic Module Propagation Delays ² | | -3 Speed ³ | | -2 Speed ³ | | -1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|--|------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PD} | Internal Array Module | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CO} | Sequential Clock to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| t _{CLR} | Asynchronous Clear to Q | | 2.0 | | 2.3 | | 2.6 | | 3.0 | | 3.9 | ns |
| Predicted Routing Delays⁴ | | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| Logic Module Sequential Timing | | | | | | | | | | | | |
| t _{SUD} | Flip-Flop Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUD} | Latch Data Input Setup | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 0.8 | | ns |
| t _{HD} | Latch Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.9 | | 2.4 | | 3.2 | | 3.8 | | 4.8 | | ns |
| t _{WCLKA} | Flip-Flop Clock Pulse Width | 1.9 | | 2.4 | | 3.2 | | 3.8 | | 4.8 | | ns |
| t _A | Flip-Flop Clock Input Period | 4.0 | | 5.0 | | 6.8 | | 8.0 | | 10.0 | | ns |
| f _{MAX} | Flip-Flop Clock Frequency | | 250 | | 200 | | 150 | | 125 | | 100 | MHz |

Notes:

- VCC = 3.0 V for 3.3 V specifications.
- For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} + t_{CO} + t_{RD1} + t_{PDn} or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- The -2 and -3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed below:
 PDN March 2001
 PDN 0104
 PDN 0203
 PDN 0604
 PDN 1004
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.


A1425A, A14V25A Timing Characteristics (continued)
Table 2-23 • A1425A, A14V25A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module Input Propagation Delays | | –3 Speed ¹ | | –2 Speed ¹ | | –1 Speed | | Std. Speed | | 3.3 V Speed ¹ | | Units |
|---|--------------------------------|-----------------------|------|-----------------------|------|----------|------|------------|------|--------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INY} | Input Data Pad to Y | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| t _{ICKY} | Input Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCKY} | Output Reg IOCLK Pad to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{ICLRY} | Input Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| t _{OCLRY} | Output Asynchronous Clear to Y | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.2 | ns |
| Predicted Input Routing Delays² | | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.4 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.8 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.7 | | 1.9 | | 2.2 | | 2.5 | | 3.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.5 | ns |
| I/O Module Sequential Timing (wrt IOCLK pad) | | | | | | | | | | | | |
| t _{INH} | Input F-F Data Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input F-F Data Setup | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.0 | | ns |
| t _{IDEH} | Input Data Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IDESU} | Input Data Enable Setup | 5.8 | | 6.5 | | 7.5 | | 8.6 | | 8.6 | | ns |
| t _{OUTH} | Output F-F Data hold | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{OUTSU} | Output F-F Data Setup | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.0 | | ns |
| t _{ODEH} | Output Data Enable Hold | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.5 | | ns |
| f _{ODESU} | Output Data Enable Setup | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.0 | | ns |

Notes: *

1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at <http://www.microsemi.com/soc/support/notifications/default.aspx#pdn>.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

PQ100



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PQ100 | | |
|------------|----------------|----------------|
| Pin Number | A1415 Function | A1425 Function |
| 2 | IOCLK, I/O | IOCLK, I/O |
| 14 | CLKA, I/O | CLKA, I/O |
| 15 | CLKB, I/O | CLKB, I/O |
| 16 | VCC | VCC |
| 17 | GND | GND |
| 18 | VCC | VCC |
| 19 | GND | GND |
| 20 | PRA, I/O | PRA, I/O |
| 27 | DCLK, I/O | DCLK, I/O |
| 28 | GND | GND |
| 29 | SDI, I/O | SDI, I/O |
| 34 | MODE | MODE |
| 35 | VCC | VCC |
| 36 | GND | GND |
| 47 | GND | GND |
| 48 | VCC | VCC |
| 61 | PRB, I/O | PRB, I/O |
| 62 | GND | GND |
| 63 | VCC | VCC |
| 64 | GND | GND |
| 65 | VCC | VCC |
| 67 | HCLK, I/O | HCLK, I/O |
| 77 | SDO | SDO |
| 78 | IOPCL, I/O | IOPCL, I/O |
| 79 | GND | GND |
| 85 | VCC | VCC |
| 86 | VCC | VCC |
| 87 | GND | GND |
| 96 | VCC | VCC |
| 97 | GND | GND |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


| PQ160 | | | |
|------------|------------------------|------------------------|------------------------|
| Pin Number | A1425, A14V25 Function | A1440, A14V40 Function | A1460, A14V60 Function |
| 1 | GND | GND | GND |
| 2 | SDI, I/O | SDI, I/O | SDI, I/O |
| 5 | NC | I/O | I/O |
| 9 | MODE | MODE | MODE |
| 10 | VCC | VCC | VCC |
| 14 | NC | I/O | I/O |
| 15 | GND | GND | GND |
| 18 | VCC | VCC | VCC |
| 19 | GND | GND | GND |
| 20 | NC | I/O | I/O |
| 24 | NC | I/O | I/O |
| 27 | NC | I/O | I/O |
| 28 | VCC | VCC | VCC |
| 29 | VCC | VCC | VCC |
| 40 | GND | GND | GND |
| 41 | NC | I/O | I/O |
| 43 | NC | I/O | I/O |
| 45 | NC | I/O | I/O |
| 46 | VCC | VCC | VCC |
| 47 | NC | I/O | I/O |
| 49 | NC | I/O | I/O |
| 51 | NC | I/O | I/O |
| 53 | NC | I/O | I/O |
| 58 | PRB, I/O | PRB, I/O | PRB, I/O |
| 59 | GND | GND | GND |
| 60 | VCC | VCC | VCC |
| 62 | HCLK, I/O | HCLK, I/O | HCLK, I/O |
| 63 | GND | GND | GND |
| 74 | NC | I/O | I/O |
| 75 | VCC | VCC | VCC |
| 76 | NC | I/O | I/O |
| 77 | NC | I/O | I/O |
| 78 | NC | I/O | I/O |
| 79 | SDO | SDO | SDO |
| 80 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O |
| 81 | GND | GND | GND |
| 90 | VCC | VCC | VCC |
| 91 | VCC | VCC | VCC |

| PQ160 | | | |
|------------|------------------------|------------------------|------------------------|
| Pin Number | A1425, A14V25 Function | A1440, A14V40 Function | A1460, A14V60 Function |
| 92 | NC | I/O | I/O |
| 93 | NC | I/O | I/O |
| 98 | GND | GND | GND |
| 99 | VCC | VCC | VCC |
| 100 | NC | I/O | I/O |
| 103 | GND | GND | GND |
| 107 | NC | I/O | I/O |
| 109 | NC | I/O | I/O |
| 110 | VCC | VCC | VCC |
| 111 | GND | GND | GND |
| 112 | VCC | VCC | VCC |
| 113 | NC | I/O | I/O |
| 119 | NC | I/O | I/O |
| 120 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O |
| 121 | GND | GND | GND |
| 124 | NC | I/O | I/O |
| 127 | NC | I/O | I/O |
| 136 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 137 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 138 | VCC | VCC | VCC |
| 139 | GND | GND | GND |
| 140 | VCC | VCC | VCC |
| 141 | GND | GND | GND |
| 142 | PRA, I/O | PRA, I/O | PRA, I/O |
| 143 | NC | I/O | I/O |
| 145 | NC | I/O | I/O |
| 147 | NC | I/O | I/O |
| 149 | NC | I/O | I/O |
| 151 | NC | I/O | I/O |
| 153 | NC | I/O | I/O |
| 154 | VCC | VCC | VCC |
| 160 | DCLK, I/O | DCLK, I/O | DCLK, I/O |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

TQ176




Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

VQ100



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| VQ100 | | | |
|------------|------------------------|------------------------|------------------------|
| Pin Number | A1415, A14V15 Function | A1425, A14V25 Function | A1440, A14V40 Function |
| 1 | GND | GND | GND |
| 2 | SDI, I/O | SDI, I/O | SDI, I/O |
| 7 | MODE | MODE | MODE |
| 8 | VCC | VCC | VCC |
| 9 | GND | GND | GND |
| 20 | VCC | VCC | VCC |
| 21 | NC | I/O | I/O |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O |
| 35 | VCC | VCC | VCC |
| 36 | GND | GND | GND |
| 37 | VCC | VCC | VCC |
| 39 | HCLK, I/O | HCLK, I/O | HCLK, I/O |
| 49 | SDO | SDO | SDO |
| 50 | IOPCL, I/O | IOPCL, I/O | IOPCL, I/O |
| 51 | GND | GND | GND |
| 57 | VCC | VCC | VCC |
| 58 | VCC | VCC | VCC |
| 67 | VCC | VCC | VCC |
| 68 | GND | GND | GND |
| 69 | GND | GND | GND |
| 74 | NC | I/O | I/O |
| 75 | IOCLK, I/O | IOCLK, I/O | IOCLK, I/O |
| 87 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 88 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 89 | VCC | VCC | VCC |
| 90 | VCC | VCC | VCC |
| 91 | GND | GND | GND |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O |
| 93 | NC | I/O | I/O |
| 100 | DCLK, I/O | DCLK, I/O | DCLK, I/O |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


| CQ132 | |
|------------|----------------|
| Pin Number | A1425 Function |
| 1 | NC |
| 2 | GND |
| 3 | SDI, I/O |
| 9 | MODE |
| 10 | GND |
| 11 | VCC |
| 22 | VCC |
| 26 | GND |
| 27 | VCC |
| 34 | NC |
| 36 | GND |
| 42 | GND |
| 43 | VCC |
| 48 | PRB, I/O |
| 50 | HCLK, I/O |
| 58 | GND |
| 59 | VCC |
| 63 | SDO |
| 64 | IOPCL, I/O |
| 65 | GND |
| 66 | NC |

| CQ132 | |
|------------|----------------|
| Pin Number | A1425 Function |
| 67 | NC |
| 74 | GND |
| 75 | VCC |
| 78 | VCC |
| 89 | VCC |
| 90 | GND |
| 91 | VCC |
| 92 | GND |
| 98 | IOCLK, I/O |
| 99 | NC |
| 100 | NC |
| 101 | GND |
| 106 | GND |
| 107 | VCC |
| 116 | CLKA, I/O |
| 117 | CLKB, I/O |
| 118 | PRA, I/O |
| 122 | GND |
| 123 | VCC |
| 131 | DCLK, I/O |
| 132 | NC |

Notes:

1. All unlisted pin numbers are user I/Os.
2. NC denotes no connection.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

BG313




Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

PG207



Note: This is the top view.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| Revision | Changes | Page |
|---------------------------|--|------------------------------|
| Revision 2 (continued) | In the "Package Pin Assignments" section, notes were added to the pin tables for the following packages, stating that they are discontinued: "BG225" "PG100" "PG133" "PG175" | 3-20 3-24 3-26 3-28 |
| Revision 1 (June 2006) | RoHS compliant information was added to the "Ordering Information" section. | II |

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.